Features

- High Performance, Low Power AVR® 8-bit Microcontroller
- Advanced RISC Architecture
 - 120 Powerful Instructions Most Single Clock Cycle Execution
 - 32 x 8 General Purpose Working Registers
 - Fully Static Operation
- Non-volatile Program and Data Memories
 - 2/4/8K Byte of In-System Programmable Program Memory Flash (AtmelATtiny24/44/84)

Endurance: 10,000 Write/Erase Cycles

- 128/256/512 Bytes In-System Programmable EEPROM (Atmel ATtiny24/44/84)
 Endurance: 100,000 Write/Erase Cycles
- 128/256/512 Bytes Internal SRAM (Atmel ATtiny24/44/84)
- Programming Lock for Self-Programming Flash Program and EEPROM Data Security
- Peripheral Features
 - Two Timer/Counters, 8- and 16-bit Counters with two PWM Channels on Both
 - 10-bit ADC

Eight Single-ended Channels

12 Differential ADC Channel Pairs with Programmable Gain (1x, 20x)

Temperature Measurement

- Programmable Watchdog Timer with Separate On-chip Oscillator
- On-chip Analog Comparator
- Universal Serial Interface
- Special Microcontroller Features
 - debugWIRE On-chip Debug System
 - In-System Programmable via SPI Port
 - External and Internal Interrupt Sources
 - Pin Change Interrupt on 12 pins
 - Low Power Idle, ADC Noise Reduction, Standby and Power-down Modes
 - Enhanced Power-on Reset Circuit
 - Programmable Brown-out Detection Circuit
 - Internal Calibrated Oscillator
 - On-chip Temperature Sensor
- I/O and Packages
 - 14-pin SOIC, 20-pin QFN/MLF: Twelve Programmable I/O Lines
- Operating Voltage:
 - 2.7 5.5V for Atmel ATtiny24/44/84
- Speed Grade
 - Atmel ATtiny24/44/84: 0 8MHz @ 2.7 5.5V, 0 16MHz @ 4.5 5.5V
- Automotive Temperature Range
- Low Power Consumption
 - Active Mode:

1MHz, 2.7V: 800μA

- Power-down Mode:

2.7V: 2.0µA



8-bit AVR®
Microcontroller
with 2/4/8K
Bytes In-System
Programmable
Flash

Atmel ATtiny24/44/84

Automotive

Preliminary







1. Pin Configurations

Figure 1-1. Pinout Atmel® ATtiny24/44/84

SOIC



QFN/MLF



1.1 Disclaimer

2


Typical values contained in this data sheet are based on simulations and characterization of actual Atmel ATtiny24/44/84 AVR microcontrollers manufactured on the typical process technology. Applicable Automotive Min. and Max. values will be available after devices representative of the whole process excursion (corner run) have been characterized.

2. Overview

The Atmel® ATtiny24/44/84 is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the Atmel ATtiny24/44/84 achieves throughputs approaching 1MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

2.1 Block Diagram

Figure 2-1. Block Diagram







The Atmel[®] AVR[®] core combines a rich instruction set with 32 general purpose working registers. All 32 registers are directly connected to the arithmetic logic unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The Atmel ATtiny24/44/84 provides the following features: 2/4/8K bytes of in-system programmable flash, 128/256/512 bytes EEPROM, 128/256/512 bytes SRAM, 12 general purpose I/O lines, 32 general purpose working registers, an 8-bit timer/counter with two PWM channels, a 16-bit timer/counter with two PWM channels, internal and external interrupts, an 8-channel 10-bit ADC, programmable gain stage (1x, 20x) for 12 differential ADC channel pairs, a programmable watchdog timer with internal oscillator, internal calibrated oscillator, and three software selectable power saving modes. The idle mode stops the CPU while allowing the SRAM, timer/counter, ADC, analog comparator, and interrupt system to continue functioning. The power-down mode saves the register contents, disabling all chip functions until the next interrupt or hardware reset. The ADC noise reduction mode stops the CPU and all I/O modules except ADC to minimize switching noise during ADC conversions. In standby mode, the crystal/resonator oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low power consumption.

The device is manufactured using Atmel's high-density non-volatile memory technology. The on-chip ISP flash allows the program memory to be re-programmed in-system through an SPI serial interface, by a conventional non-volatile memory programmer or by an on-chip boot code running on the AVR core.

The Atmel ATtiny24/44/84 AVR is supported with a full suite of program and system development tools including: C compilers, macro assemblers, program debugger/simulators, in-circuit emulators, and evaluation kits.

2.2 Automotive Quality Grade

The Atmel® ATtiny24/44/84 has been developed and manufactured according to the most stringent requirements of the international standard ISO-TS-16949 grade 1. This data sheet contains limit values extracted from the results of extensive characterization (temperature and voltage). The quality and reliability of the Atmel ATtiny24/44/84 have been verified during regular product qualification as per AEC-Q100.

As indicated in the ordering information paragraph, the product is available in only one temperature grade.

Table 2-1. Temperature Grade Identification for Automotive Products

Temperature	Temperature Identifier	Comments
-40; +125	Z	Full automotive temperature range

2.3 Pin Descriptions

2.3.1 VCC

Supply voltage.

2.3.2 GND

Ground.

2.3.3 Port B (PB3...PB0)

Port B is a 4-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability except PB3, which has the RESET capability. To use pin PB3 as an I/O pin instead of RESET pin, program ('0') RSTDISBL fuse. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port B also serves the functions of various special features of the Atmel[®] ATtiny24/44/84 as listed on Section 12.3 "Alternate Port Functions" on page 61.

2.3.4 **RESET**

Reset input. A low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running. The minimum pulse length is given in Table 9-1 on page 42. Shorter pulses are not guaranteed to generate a reset.

2.3.5 Port A (PA7...PA0)

Port A is a 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port A output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port A pins that are externally pulled low will source current if the pull-up resistors are activated. The Port A pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port A has an alternate function as analog input for the ADC, analog comparator, timer/counter, SPI and pin change interrupt as described in Section 12.3 "Alternate Port Functions" on page 61.





3. Resources

A comprehensive set of development tools, driver and application notes, and datasheets are available for download on http://www.atmel.com/avr.

4. About Code Examples

This documentation contains simple code examples that briefly show how to use various parts of the device. These code examples assume that the part-specific header file is included before compilation. Be aware that not all C compiler vendors include bit definitions in the header files, and interrupt handling in C is compiler dependent. Please confirm with the C compiler documentation for more details.

For I/O registers located in the extended I/O map, IN, OUT, SBIS, SBIC, CBI, and SBI instructions must be replaced with instructions that allow access to extended I/O, typically LDS and STS combined with SBRS, SBRC, SBR, and CBR.


5. CPU Core

5.1 Overview

This section discusses the Atmel[®] AVR[®] core architecture in general. The main function of the CPU core is to ensure correct program execution. The CPU must, therefore, be able to access memories, perform calculations, control peripherals, and handle interrupts.

5.2 Architectural Overview

Figure 5-1. Block Diagram of the AVR Architecture



In order to maximize performance and parallelism, the AVR® uses a Harvard architecture, with separate memories and buses for program and data. Instructions in the program memory are executed with a single-level pipelining. While one instruction is being executed, the next instruction is pre-fetched from the program memory. This concept enables instructions to be executed in every clock cycle. The program memory is in-system reprogrammable flash memory.





The fast-access register file contains 32 x 8-bit general purpose working registers with a single clock cycle access time. This allows single-cycle arithmetic logic unit (ALU) operation. In a typical ALU operation, two operands are output from the register file, the operation is executed, and the result is stored back in the register file, all in one clock cycle.

Six of the 32 registers can be used as three 16-bit indirect address register pointers for data space addressing, enabling efficient address calculations. One of the address pointers can also be used as an address pointer for look up tables in flash program memory. These added function registers are the 16-bit X-, Y-, and Z-registers, described later in this section.

The ALU supports arithmetic and logic operations between registers or between a constant and a register. Single-register operations can also be executed in the ALU. After an arithmetic operation, the status register is updated to reflect information about the result of the operation.

Program flow is provided by conditional and unconditional jump and call instructions able to directly address the whole address space. Most AVR® instructions have a single 16-bit word format. Every program memory address contains a 16- or 32-bit instruction.

During interrupts and subroutine calls, the return address program counter (PC) is stored on the stack. The stack is effectively allocated in the general data SRAM, and consequently the stack size is only limited by the total SRAM size and the usage of the SRAM. All user programs must initialize the stack pointer (SP) in the reset routine (before subroutines or interrupts are executed). The SP is read/write accessible in the I/O space. The data SRAM can easily be accessed through the five different addressing modes supported in the AVR® architecture.

The memory spaces in the Atmel® AVR® architecture are all linear and regular memory maps.

A flexible interrupt module has its control registers in the I/O space with an additional global interrupt enable bit in the status register. All interrupts have a separate interrupt vector in the interrupt vector table. The interrupts have priority in accordance with their interrupt vector position. The lower the interrupt vector address, the higher the priority.

The I/O memory space contains 64 addresses for CPU peripheral functions such as control registers, SPI, and other I/O functions. The I/O memory can be accessed directly or as the data space locations following those of the register file, 0x20 - 0x5F.

5.3 ALU – Arithmetic Logic Unit


The high-performance Atmel® AVR® ALU operates in direct connection with all 32 general purpose working registers. Within a single clock cycle, arithmetic operations between general purpose registers or between a register and an immediate are executed. The ALU operations are divided into three main categories - arithmetic, logical, and bit functions. Some implementations of the architecture also provide a powerful multiplier supporting both signed/unsigned multiplication and fractional format. See the "Instruction Set" section for a detailed description.

5.4 Status Register

The status register contains information about the result of the most recently executed arithmetic instruction. This information can be used for altering program flow in order to perform conditional operations. Note that the status register is updated after all ALU operations, as specified in the instruction set summary. This will in many cases remove the need for using the dedicated compare instructions, resulting in faster and more compact code.

The Status Register is not automatically stored when entering an interrupt routine and restored when returning from an interrupt. This must be handled by software.

5.4.1 SREG – AVR Status Register



• Bit 7 – I: Global Interrupt Enable

The global interrupt enable bit must be set for the interrupts to be enabled. The individual interrupt enable control is then performed in separate control registers. If the global interrupt enable register is cleared, none of the interrupts are enabled independently of the individual interrupt enable settings. The I-bit is cleared by hardware after an interrupt has occurred, and is set by the RETI instruction to enable subsequent interrupts. The I-bit can also be set and cleared by the application with the SEI and CLI instructions, as described in the instruction set summary.

• Bit 6 - T: Bit Copy Storage

The bit copy instructions BLD (Bit LoaD) and BST (Bit STore) use the T-bit as source or destination for the operated bit. A bit from a register in the register file can be copied into T by the BST instruction, and a bit in T can be copied into a bit in a register in the register file by the BLD instruction.

• Bit 5 - H: Half Carry Flag

The half carry flag H indicates a half carry in some arithmetic operations. Half carry is useful in BCD arithmetic. See the instruction set reference for detailed information.

Bit 4 – S: Sign Bit, S = N ⊕ V

The S-bit is always an exclusive OR between the negative flag N and the two's complement overflow flag V. See the "Instruction Set Description" for detailed information.

• Bit 3 – V: Two's Complement Overflow Flag

The two's complement overflow flag V supports two's complement arithmetic. See the instruction set summary for detailed information.

Bit 2 – N: Negative Flag

The negative flag N indicates a negative result in an arithmetic or logic operation. See the instruction set summary for detailed information.

• Bit 1 – Z: Zero Flag

The zero flag Z indicates a zero result in an arithmetic or logic operation. See the instruction set summary for detailed information.

• Bit 0 - C: Carry Flag

The carry flag C indicates a carry in an arithmetic or logic operation. See the instruction set summary for detailed information.





5.5 General Purpose Register File

The register file is optimized for the Atmel[®] AVR[®] Enhanced RISC instruction set. In order to achieve the required performance and flexibility, the following input/output schemes are supported by the register file:

- One 8-bit output operand and one 8-bit result input
- Two 8-bit output operands and one 8-bit result input
- Two 8-bit output operands and one 16-bit result input
- One 16-bit output operand and one 16-bit result input

Figure 5-2 on page 10 shows the structure of the 32 general purpose working registers in the CPU.

Figure 5-2. AVR CPU General Purpose Working Registers

7 0 Addr. R0 0x00R1 0x01 R2 0x02 R13 0x0D R14 0x0E R15 0x0F R16 0x10 R17 0x11 R26 0x1A X-register Low Byte X-register High Byte **R27** 0x1B R28 0x1C Y-register Low Byte R29 0x1D Y-register High Byte R30 0x1E Z-register Low Byte R31 0x1F Z-register High Byte

General Purpose Working Registers


Most of the instructions operating on the Register File have direct access to all registers, and most of them are single cycle instructions.

As shown in Figure 5-2, each register is also assigned a data memory address, mapping them directly into the first 32 locations of the user data space. Although not physically implemented as SRAM locations, this memory organization provides great flexibility in access of the registers, as the X-, Y- and Z-registers can be set to index any register in the file.

5.5.1 The X-register, Y-register, and Z-register

The registers R26..R31 have some added functions to their general purpose usage. These registers are 16-bit address pointers for indirect addressing of the data space. The three indirect address registers X, Y, and Z are defined as described in Figure 5-3 on page 11.

Figure 5-3. The X-, Y-, and Z-registers



In the different addressing modes, these address registers have functions as fixed displacement, automatic increment, and automatic decrement (see the instruction set summary for details).

5.6 Stack Pointer

The stack is mainly used for storing temporary data, for storing local variables, and for storing return addresses after interrupts and subroutine calls. The stack pointer register always points to the top of the stack. Note that the stack is implemented as growing from higher memory locations to lower memory locations. This implies that a stack PUSH instruction decreases the stack pointer.

The stack pointer points to the data SRAM stack area where the subroutine and interrupt stacks are located. This stack space in the data SRAM must be defined by the program before any subroutine calls are executed or interrupts are enabled. The stack pointer must be set to point above 0x60. The stack pointer is decremented by one when data are pushed onto the stack with the PUSH instruction, and it is decremented by two when the return address is pushed onto the stack with a subroutine call or interrupt. The stack pointer is incremented by one when data are popped from the stack with the POP instruction, and it is incremented by two when data are popped from the stack with a return from subroutine RET instruction or return from interrupt RETI instruction.

The Atmel AVR® stack pointer is implemented as two 8-bit registers in the I/O space. The number of bits actually used is implementation dependent. Note that the data space in some implementations of the AVR® architecture is so small that only the SPL register is needed. In this case, the SPH register will not be present.

5.6.1 SPH and SPL – Stack Pointer High and Low

15	14	13	12	11	10	9	8	
SP15	SP14	SP13	SP12	SP11	SP10	SP9	SP8	SPH
SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	SPL
7	6	5	4	3	2	1	0	_
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
0	0	0	0	0	0	0	0	
0	0	0	0	0	0	0	0	
	SP15 SP7 7 R/W R/W 0	SP15 SP14 SP7 SP6 7 6 R/W R/W R/W 0	SP15 SP14 SP13 SP7 SP6 SP5 7 6 5 R/W R/W R/W R/W R/W R/W 0 0 0	SP15 SP14 SP13 SP12 SP7 SP6 SP5 SP4 7 6 5 4 R/W R/W R/W R/W R/W R/W R/W R/W 0 0 0 0	SP15 SP14 SP13 SP12 SP11 SP7 SP6 SP5 SP4 SP3 7 6 5 4 3 R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W 0 0 0 0 0	SP15 SP14 SP13 SP12 SP11 SP10 SP7 SP6 SP5 SP4 SP3 SP2 7 6 5 4 3 2 R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W 0 0 0 0 0 0	SP15 SP14 SP13 SP12 SP11 SP10 SP9 SP7 SP6 SP5 SP4 SP3 SP2 SP1 7 6 5 4 3 2 1 R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W 0 0 0 0 0 0 0	SP15 SP14 SP13 SP12 SP11 SP10 SP9 SP8 SP7 SP6 SP5 SP4 SP3 SP2 SP1 SP0 7 6 5 4 3 2 1 0 R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W 0 0 0 0 0 0 0 0





5.7 Instruction Execution Timing

This section describes the general access timing concepts for instruction execution. The Atmel[®] AVR[®] CPU is driven by the CPU clock clk_{CPU}, directly generated from the selected clock source for the chip. No internal clock division is used.

Figure 5-4 on page 12 shows the parallel instruction fetches and instruction executions enabled by the Harvard architecture and the fast access register file concept. This is the basic pipelining concept to obtain up to 1MIPS per MHz with the corresponding unique results for functions per cost, functions per clocks, and functions per power-unit.

Figure 5-4. The Parallel Instruction Fetches and Instruction Executions





Figure 5-5 on page 12 shows the internal timing concept for the Register File. In a single clock cycle an ALU operation using two register operands is executed, and the result is stored back to the destination register.

Figure 5-5. Single-cycle ALU Operation



5.8 Reset and Interrupt Handling

The Atmel AVR provides several different interrupt sources. These interrupts and the separate reset vector each have a separate program vector in the program memory space. All interrupts are assigned individual enable bits which must be written with a logical one together with the global interrupt enable bit in the status register in order to enable the interrupt.

The lowest addresses in the Program memory space are by default defined as the Reset and Interrupt Vectors. The complete list of vectors is shown in "Interrupts" on page 50. The list also determines the priority levels of the different interrupts. The lower the address, the higher the priority level. RESET has the highest priority, and next is INTO, the external interrupt request 0.

When an interrupt occurs, the global interrupt enable I-bit is cleared and all interrupts are disabled. The user software can write a logical one to the I-bit to enable nested interrupts. All enabled interrupts can then interrupt the current interrupt routine. The I-bit is automatically set when a return from interrupt instruction, RETI, is executed.

There are basically two types of interrupts. The first type is triggered by an event that sets the interrupt flag. For these interrupts, the program counter is vectored to the actual interrupt vector in order to execute the interrupt handling routine, and hardware clears the corresponding interrupt flag. Interrupt flags can also be cleared by writing a logic one to the flag bit position(s) to be cleared. If an interrupt condition occurs while the corresponding interrupt enable bit is cleared, the interrupt flag will be set and remembered until the interrupt is enabled or the flag is cleared by software. Similarly, if one or more interrupt conditions occur while the global interrupt enable bit is cleared, the corresponding interrupt flag(s) will be set and remembered until the global interrupt enable bit is set, and will then be executed by order of priority.

The second type of interrupt will trigger as long as the interrupt condition is present. These interrupts do not necessarily have interrupt flags. If the interrupt condition disappears before the interrupt is enabled, the interrupt will not be triggered.

When the Atmel® AVR® exits from an interrupt, it will always return to the main program and execute one more instruction before any pending interrupt is served.

Note that the status register is not automatically stored when entering an interrupt routine, nor restored when returning from an interrupt routine. This must be handled by software.

When using the CLI instruction to disable interrupts, the interrupts will be immediately disabled. No interrupt will be executed after the CLI instruction, even if it occurs simultaneously with the CLI instruction. The following example shows how this can be used to avoid interrupts during the timed EEPROM write sequence.

```
Assembly Code Example
   in r16, SREG
                     ; store SREG value
   cli
          ; disable interrupts during timed sequence
   sbi EECR, EEMPE ; start EEPROM write
   sbi EECR, EEPE
   out SREG, r16
                     ; restore SREG value (I-bit)
C Code Example
   char cSREG:
   cSREG = SREG; /* store SREG value */
   /* disable interrupts during timed sequence */
   _CLI();
   EECR |= (1<<EEMPE); /* start EEPROM write */</pre>
   EECR \mid = (1 << EEPE);
   SREG = cSREG; /* restore SREG value (I-bit) */
```





When using the SEI instruction to enable interrupts, the instruction following SEI will be executed before any pending interrupts, as shown in this example.

```
Assembly Code Example

sei ; set Global Interrupt Enable
sleep; enter sleep, waiting for interrupt
; note: will enter sleep before any pending
; interrupt(s)

C Code Example

_SEI(); /* set Global Interrupt Enable */
_SLEEP(); /* enter sleep, waiting for interrupt */
/* note: will enter sleep before any pending interrupt(s) */
```

5.8.1 Interrupt Response Time

The interrupt execution response for all the enabled Atmel[®] AVR[®] interrupts is four clock cycles minimum. After four clock cycles the Program Vector address for the actual interrupt handling routine is executed. During this four clock-cycle period, the program counter is pushed onto the stack. The vector is normally a jump to the interrupt routine, and this jump takes three clock cycles. If an interrupt occurs during execution of a multi-cycle instruction, this instruction is completed before the interrupt is served. If an interrupt occurs when the MCU is in sleep mode, the interrupt execution response time is increased by four clock cycles. This increase comes in addition to the start-up time from the selected sleep mode.

A return from an interrupt handling routine takes four clock cycles. During these four clock cycles, the program counter (two bytes) is popped back from the stack, the stack pointer is incremented by two, and the I-bit in SREG is set.

6. Memories

This section describes the different memories in the Atmel[®] ATtiny24/44/84. The AVR[®] architecture has two main memory spaces, the data memory space and the program memory space. In addition, the Atmel ATtiny24/44/84 features an EEPROM memory for data storage. All three memory spaces are linear and regular.

6.1 In-System Re-programmable Flash Program Memory


The Atmel[®] ATtiny24/44/84 contains 2/4/8K bytes of on-chip, in-system, reprogrammable flash memory for program storage. Since all AVR instructions are 16 or 32 bits wide, the flash memory is organized as 1024/2048/4096 x 16.

The flash memory has an endurance of at least 10,000 write/erase cycles. The Atmel ATtiny24/44/84 program counter (PC) is 10/11/12 bits wide, thus addressing the 1024/2048/4096 program memory locations. "Memory Programming" on page 163 contains a detailed description on Flash data serial downloading using the SPI pins.

Constant tables can be allocated within the entire Program memory address space (see the LPM – Load Program memory instruction description).

Timing diagrams for instruction fetch and execution are presented in "Instruction Execution Timing" on page 12.

Figure 6-1. Program Memory Map



6.2 SRAM Data Memory

Figure 6-2 on page 16 shows how the ATtiny24/44/84 SRAM Memory is organized.

The lower 160 data memory locations address the register file, the I/O memory, and the internal data SRAM. The first 32 locations address the register file, the next 64 locations the standard I/O memory, and the last 128/256/512 locations address the internal data SRAM.

The five different addressing modes for the data memory are: direct, indirect with displacement, indirect, indirect with pre-decrement, and indirect with post-increment. In the register file, registers R26 to R31 feature the indirect addressing pointer registers.

The direct addressing mode reaches the entire data space.

The indirect with displacement mode reaches 63 address locations starting from the base address given by the Y- or Z-register.






When using register indirect addressing modes with automatic pre-decrement and post-increment, the address registers X, Y, and Z are decremented or incremented.

The 32 general purpose working registers, 64 I/O Registers, and 128/256/512 bytes of internal data SRAM in the Atmel[®] ATtiny24/44/84 are all accessible through all these addressing modes. The Register File is described in "General Purpose Register File" on page 10.

Figure 6-2. Data Memory Map


Data Memory



6.2.1 Data Memory Access Times

This section describes the general access timing concepts for internal memory access. The internal data SRAM access is performed in two clk_{CPU} cycles as described in Figure 6-3 on page 16.

Figure 6-3. On-chip Data SRAM Access Cycles



6.3 EEPROM Data Memory

The Atmel® ATtiny24/44/84 contains 128/256/512 bytes of EEPROM data memory. It is organized as a separate data space in which single bytes can be read and written. The EEPROM has an endurance of at least 100,000 write/erase cycles. The access between the EEPROM and the CPU is described in the following sections specifying the EEPROM address registers, the EEPROM data register, and the EEPROM control register. For a detailed description of serial data downloading to the EEPROM, see "Serial Downloading" on page 167.

6.3.1 EEPROM Read/Write Access

The EEPROM Access Registers are accessible in the I/O space.

The write access times for the EEPROM are given in Table 6-1 on page 23. A self-timing function, however, lets the user software detect when the next byte can be written. If the user code contains instructions that write to the EEPROM, some precautions must be taken. In heavily filtered power supplies, VCC is likely to rise or fall slowly on power-up/down. This causes the device for some period of time to run at a voltage lower than the specified minimum for the clock frequency used. See "Preventing EEPROM Corruption" on page 20 for details on how to avoid problems in these situations.

In order to prevent unintentional EEPROM writes, a specific write procedure must be followed. See "Atomic Byte Programming" on page 17 and "Split Byte Programming" on page 17 for details on this.

When the EEPROM is read, the CPU is halted for four clock cycles before the next instruction is executed. When the EEPROM is written, the CPU is halted for two clock cycles before the next instruction is executed.

6.3.2 Atomic Byte Programming

Atomic Byte Programming is the simplest mode. When writing a byte to the EEPROM, the user must write the address into the EEARL Register and data into EEDR Register. If the EEPMn bits are zero, writing EEPE (within four cycles after EEMPE is written) will trigger the erase/write operation. Both the erase and write cycle are done in one operation and the total programming time is given in Table 1. The EEPE bit remains set until the erase and write operations are completed. While the device is busy with programming, it is not possible to do any other EEPROM operations.

6.3.3 Split Byte Programming

It is possible to split the erase and write cycle into two different operations. This may be useful if the system requires short access time for some limited period of time (typically if the power supply voltage falls). In order to take advantage of this method, the locations to be written are required to have been erased before the write operation. But because the erase and write operations are split, it is possible to do the erase operations when the system allows time-critical operations to be done (typically after power-up).





6.3.4 Erase

To erase a byte, the address must be written to EEAR. If the EEPMn bits are 0b01, writing the EEPE (within four cycles after EEMPE is written) will trigger the erase operation only (programming time is given in Table 1). The EEPE bit remains set until the erase operation completes. While the device is busy programming, it is not possible to do any other EEPROM operations.

6.3.5 Write

To write a location, the user must write the address into EEAR and the data into EEDR. If the EEPMn bits are 0b10, writing the EEPE (within four cycles after EEMPE is written) will trigger the write operation only (programming time is given in Table 1). The EEPE bit remains set until the write operation completes. If the location to be written has not been erased before write, the data that is stored must be considered as lost. While the device is busy with programming, it is not possible to do any other EEPROM operations.

The calibrated oscillator is used to time the EEPROM accesses. Make sure the oscillator frequency is within the requirements described in "Oscillator Calibration Register – OSCCAL" on page 32.

The following code examples show one assembly function and one C function for erase, write, or atomic write of the EEPROM. The examples assume that interrupts are controlled (e.g., by disabling interrupts globally) so that no interrupts will occur during execution of these functions.

Assembly Code Example

```
EEPROM_write:
  ; Wait for completion of previous write
 sbic EECR, EEPE
 rjmp EEPROM_write
 ; Set Programming mode
 ldi r16, (0<<EEPM1)|(0<<EEPM0)</pre>
 out EECR, r16
 ; Set up address (r17) in address register
 out EEARL, r17
 ; Write data (r16) to data register
 out EEDR, r16
  ; Write logical one to EEMPE
 sbi EECR, EEMPE
  ; Start eeprom write by setting EEPE
 sbi EECR, EEPE
 ret
```

C Code Example

```
void EEPROM_write(unsigned char ucAddress, unsigned char ucData)
{
    /* Wait for completion of previous write */
    while(EECR & (1<<EEPE))
    ;
    /* Set Programming mode */
    EECR = (0<<EEPM1) | (0>>EEPM0)
    /* Set up address and data registers */
    EEARL = ucAddress;
    EEDR = ucData;
    /* Write logical one to EEMPE */
    EECR |= (1<<EEMPE);
    /* Start eeprom write by setting EEPE */
    EECR |= (1<<EEPE);
}</pre>
```

Note: The code examples are only valid for Atmel[®] ATtiny24 and Atmel ATtiny44, using 8-bit addressing mode.





The next code examples show assembly and C functions for reading the EEPROM. The examples assume that interrupts are controlled so that no interrupts will occur during execution of these functions.

```
EEPROM_read:

; Wait for completion of previous write

sbic EECR, EEPE

rjmp EEPROM_read

; Set up address (r17) in address register

out EEARL, r17

; Start eeprom read by writing EERE

sbi EECR, EERE

; Read data from data register

in r16, EEDR

ret
```

C Code Example

```
unsigned char EEPROM_read(unsigned char ucAddress)
{
    /* Wait for completion of previous write */
    while(EECR & (1<<EEPE))
    ;
    /* Set up address register */
    EEARL = ucAddress;
    /* Start eeprom read by writing EERE */
    EECR |= (1<<EERE);
    /* Return data from data register */
    return EEDR;
}</pre>
```

Note: The code examples are only valid for Atmel[®] ATtiny24 and Atmel ATtiny44, using 8-bit addressing mode.

6.3.6 Preventing EEPROM Corruption

During periods of low VCC, the EEPROM data can be corrupted because the supply voltage is too low for the CPU and the EEPROM to operate properly. A regular write sequence to the EEPROM requires a minimum voltage to operate correctly, and the CPU itself can execute instructions incorrectly if the supply voltage is too low. These issues are the same as for board level systems using EEPROM, and the same design solutions should be applied.

EEPROM data corruption can easily be avoided by following this design recommendation: Keep the AVR® RESET active (low) during periods of insufficient power supply voltage. This can be done by enabling the internal brown-out detector (BOD). If the detection level of the internal BOD does not match the needed detection level, an external low-V_{CC} reset protection circuit can be used. If a reset occurs while a write operation is in progress, the write operation will be completed provided the power supply voltage is sufficient.

6.4 I/O Memory

The I/O space definition of the Atmel® ATtiny24/44/84 is shown in "Register Summary" on page 210.

All Atmel ATtiny24/44/84 I/Os and peripherals are placed in the I/O space. All I/O locations may be accessed by the LD/LDS/LDD and ST/STS/STD instructions, transferring data between the 32 general purpose working registers and the I/O space. I/O registers within the address range 0x00 - 0x1F are directly bit-accessible using the SBI and CBI instructions. In these registers, the value of single bits can be checked by using the SBIS and SBIC instructions. See the instruction set summary for more details. When using the I/O specific commands IN and OUT, the I/O addresses 0x00 - 0x3F must be used. When addressing I/O registers as data space using LD and ST instructions, 0x20 must be added to these addresses.

For compatibility with future devices, reserved bits should be written with a logical zero if accessed. Reserved I/O memory addresses should never be written.

Some of the status flags are cleared by writing a logical one to them. Note that, unlike most other AVR®s, the CBI and SBI instructions will only operate on the specified bit, and can, therefore, be used on registers containing such status flags. The CBI and SBI instructions work with registers 0x00 to 0x1F only.

The I/O and peripherals control registers are explained in later sections.

6.4.1 General Purpose I/O Registers

The ATtiny24/44/84 contains three General Purpose I/O Registers. These registers can be used for storing any information, and they are particularly useful for storing global variables and status flags. General Purpose I/O Registers within the address range 0x00 - 0x1F are directly bit-accessible using the SBI, CBI, SBIS, and SBIC instructions.





6.5 Register Description

6.5.1 EEARH – EEPROM Address Register



• Bits 7..1 - Res: Reserved Bits

These are reserved bits in the ATtiny24/44/84, and will always read as zero.

• Bit 0 - EEAR8: EEPROM Address

The EEPROM address register, EEARH, specifies the most-significant bit for EEPROM address in the 512-byte EEPROM space for Tiny84. This bit is reserved in the ATtiny24/44, and will always read as zero. The initial value of EEAR is undefined. A proper value must be written before the EEPROM may be accessed.

6.5.2 EEARL – EEPROM Address Register

Bit	7	6	5	4	3	2	1	0	_
0x1E (0x3E)	EEAR7	EEAR6	EEAR5	EEAR4	EEAR3	EEAR2	EEAR1	EEAR0	EEARL
Read/Write	R/W	ı							
Initial Value	X	X	X	X	X	X	X	X	

• Bits 7..0 - EEAR7..0: EEPROM Address

The EEPROM address register, EEARL, specifies the EEPROM address. In the 128-byte EEPROM space in ATiny24, bit 7 is reserved and will always read as zero. The EEPROM data bytes are addressed linearly between 0 and 128/256/512. The initial value of EEAR is undefined. A proper value must be written before the EEPROM may be accessed.

6.5.3 EEDR – EEPROM Data Register

Bit	7	6	5	4	3	2	1	0	
0x1D (0x3D)	EEDR7	EEDR6	EEDR5	EEDR4	EEDR3	EEDR2	EEDR1	EEDR0	EEDR
Read/Write	R/W								
Initial Value	0	0	0	0	0	0	0	0	

• Bits 7..0 - EEDR7..0: EEPROM Data

For the EEPROM write operation the EEDR Register contains the data to be written to the EEPROM in the address given by the EEAR Register. For the EEPROM read operation, the EEDR contains the data read out from the EEPROM at the address given by EEAR.

6.5.4 EECR – EEPROM Control Register

Bit	7	6	5	4	3	2	1	0	
0x1C (0x3C)	-	-	EEPM1	EEPM0	EERIE	EEMPE	EEPE	EERE	EECR
Read/Write	R	R	R/W	R/W	R/W	R/W	R/W	R/W	•
Initial Value	0	0	X	Χ	0	0	Χ	0	

Bit 7 – Res: Reserved Bit

This bit is reserved for future use, and will always read as 0 in Atmel[®] ATtiny24/44/84. For compatibility with future AVR[®] devices, always write this bit to a logical zero. After reading, mask out this bit.

• Bit 6 - Res: Reserved Bit

This bit is reserved in the Atmel ATtiny24/44/84 and will always read as zero.

Bits 5, 4 – EEPM1 and EEPM0: EEPROM Mode Bits

The EEPROM programming mode bits define which programming action will be triggered when writing EEPE. It is possible to program data in one atomic operation (erase the old value and program the new value) or split the erase and write operations into two separate operations. The programming times for the different modes are shown in Table 6-1. While EEPE is set, any write to EEPMn will be ignored. During reset, the EEPMn bits will be reset to 0b00 unless the EEPROM is busy programming.

Table 6-1. EEPROM Mode Bits

EEPM1	EEPM0	Programming Time	Operation
0	0	3.4ms	Erase and Write in one operation (Atomic Operation)
0	1	1.8ms	Erase Only
1	0	1.8ms	Write Only
1	1	_	Reserved for future use

Bit 3 – EERIE: EEPROM Ready Interrupt Enable

Writing EERIE to logical one enables the EEPROM ready interrupt if the I-bit in SREG is set. Writing EERIE to logical zero disables the interrupt. The EEPROM ready interrupt generates a constant interrupt when non-volatile memory is ready for programming.

• Bit 2 – EEMPE: EEPROM Master Program Enable

The EEMPE bit determines whether writing EEPE to logical one will have effect or not. When EEMPE is set, setting EEPE within four clock cycles will program the EEPROM at the selected address. If EEMPE is logical zero, setting EEPE will have no effect. When EEMPE has been written to logical one by software, hardware clears the bit to logical zero after four clock cycles.

• Bit 1 – EEPE: EEPROM Program Enable

The EEPROM program enable bit, EEPE, is the programming enable signal to the EEPROM. When EEPE is written, the EEPROM will be programmed according to the EEPMn bits setting. The EEMPE bit must be written to logical one before a logical one is written to EEPE, otherwise no EEPROM write will take place. When the write access time has elapsed, the EEPE bit is cleared by hardware. When EEPE has been set, the CPU is halted for two cycles before the next instruction is executed.






• Bit 0 - EERE: EEPROM Read Enable

The EEPROM read enable signal, EERE, is the read strobe for the EEPROM. When the correct address is set up in the EEAR register, the EERE bit must be written to logical one to trigger the EEPROM read. The EEPROM read access takes one instruction, and the requested data are available immediately. When the EEPROM is read, the CPU is halted for four cycles before the next instruction is executed. The user should poll the EEPE bit before starting the read operation. If a write operation is in progress, it is not possible to read the EEPROM or change the EEAR register.

6.5.5 GPIOR2 – General Purpose I/O Register 2



6.5.6 GPIOR1 – General Purpose I/O Register 1

Bit	7	6	5	4	3	2	1	0	
0x14 (0x34)	MSB							LSB	GPIOR1
Read/Write	R/W								
Initial Value	0	0	0	0	0	0	0	0	

6.5.7 GPIOR0 – General Purpose I/O Register 0


Bit	7	6	5	4	3	2	1	0	_
0x13 (0x33)	MSB							LSB	GPIOR0
Read/Write	R/W	•							
Initial Value	0	0	0	0	0	0	0	0	

7. System Clock and Clock Options

7.1 Clock Systems and their Distribution

Figure 7-1 on page 25 presents the principal clock systems in the AVR® and their distribution. All of the clocks need not be active at a given time. In order to reduce power consumption, the clocks to modules not being used can be halted by using different sleep modes, as described in "Power Management and Sleep Modes" on page 34. The clock systems are detailed below.

Figure 7-1. Clock Distribution



7.1.1 CPU Clock – clk_{CPU}

The CPU clock is routed to parts of the system concerned with operation of the AVR core. Examples of such modules are the General Purpose Register File, the Status Register and the Data memory holding the Stack Pointer. Halting the CPU clock inhibits the core from performing general operations and calculations.

7.1.2 I/O Clock – $clk_{I/O}$

The I/O clock is used by the majority of the I/O modules, like the Timer/Counter. The I/O clock is also used by the External Interrupt module, but note that some external interrupts are detected by asynchronous logic, allowing such interrupts to be detected even if the I/O clock is halted.

7.1.3 Flash Clock – clk_{FLASH}

The Flash clock controls operation of the Flash interface. The Flash clock is usually active simultaneously with the CPU clock.





7.1.4 ADC Clock – clk_{ADC}

The ADC is provided with a dedicated clock domain. This allows halting the CPU and I/O

clocks in order to reduce noise generated by their digital circuitry. This gives more accurate ADC conversion results.

7.2 Clock Sources

The device has the following clock source options, selectable by Flash Fuse bits as shown below. The clock from the selected source is input to the Atmel[®] AVR[®] clock generator, and routed to the appropriate modules.

Table 7-1. Device Clocking Options Select⁽¹⁾

Device Clocking Option	CKSEL30
External Clock	0000
Calibrated Internal RC Oscillator 8.0MHz	0010
Watchdog Oscillator 128kHz	0100
External Low-frequency Oscillator	0110
External Crystal/Ceramic Resonator	1000-1111
Reserved	0101, 0111, 0011,0001

Note: 1. For all fuses "1" means unprogrammed while "0" means programmed.

The various choices for each clocking option is given in the following sections. When the CPU wakes up from power-down or power-save, the selected clock source is used to time the start-up, ensuring stable oscillator operation before instruction execution starts. When the CPU starts from reset, there is an additional delay allowing the power to reach a stable level before commencing normal operation. The watchdog oscillator is used for timing this real-time part of the start-up time. The number of WDT oscillator cycles used for each time-out is shown in Table 7-2 on page 26.

Table 7-2. Number of Watchdog Oscillator Cycles

Typ Time-out	Number of Cycles
4ms	512
64ms	8K (8,192)

7.3 Default Clock Source


The device is shipped with CKSEL = "0010", SUT = "10", and CKDIV8 programmed. The default clock source setting is therefore the Internal RC Oscillator running at 8.0MHz with longest start-up time and an initial system clock prescaling of 8, resulting in 1.0MHz system clock. This default setting ensures that all users can make their desired clock source setting using an In-System or High-voltage Programmer.

7.4 Crystal Oscillator

XTAL1 and XTAL2 are input and output, respectively, of an inverting amplifier which can be configured for use as an On-chip Oscillator, as shown in Figure 7-2. Either a quartz crystal or a ceramic resonator may be used.

C1 and C2 should always be equal for both crystals and resonators. The optimal value of the capacitors depends on the crystal or resonator in use, the amount of stray capacitance, and the electromagnetic noise of the environment. Some initial guidelines for choosing capacitors for use with crystals are given in Table 7-3 on page 27. For ceramic resonators, the capacitor values given by the manufacturer should be used.

Figure 7-2. Crystal Oscillator Connections



The Oscillator can operate in three different modes, each optimized for a specific frequency range. The operating mode is selected by the fuses CKSEL3..1 as shown in Table 7-3 on page 27.

Table 7-3. Crystal Oscillator Operating Modes

CKSEL31	Frequency Range (MHz)	Recommended Range for Capacitors C1 and C2 for Use with Crystals (pF)
100 ⁽¹⁾	0.4 - 0.9	_
101	0.9 - 3.0	12 - 22
110	3.0 - 8.0	12 - 22
111	8.0 -	12 - 22

Notes: 1. This option should not be used with crystals, only with ceramic resonators.

The CKSEL0 Fuse together with the SUT1..0 Fuses select the start-up times as shown in Table 7-4 on page 28.





Table 7-4. Start-up Times for the Crystal Oscillator Clock Selection

CKSEL0	SUT10	Start-up Time from Power-down and Power-save	Additional Delay from Reset (V _{CC} = 5.0V)	Recommended Usage
0	00	258 CK ⁽¹⁾	14CK + 4.1ms	Ceramic resonator, fast rising power
0	01	258 CK ⁽¹⁾	14CK + 65ms	Ceramic resonator, slowly rising power
0	10	1K CK ⁽²⁾	14CK	Ceramic resonator, BOD enabled
0	11	1K CK ⁽²⁾	14CK + 4.1ms	Ceramic resonator, fast rising power
1	00	1K CK ⁽²⁾	14CK + 65ms	Ceramic resonator, slowly rising power
1	01	16K CK	14CK	Crystal Oscillator, BOD enabled
1	10	16K CK	14CK + 4.1ms	Crystal Oscillator, fast rising power
1	11	16K CK	14CK + 65ms	Crystal Oscillator, slowly rising power

- Notes: 1. These options should only be used when not operating close to the maximum frequency of the device, and only if frequency stability at start-up is not important for the application. These options are not suitable for crystals.
 - 2. These options are intended for use with ceramic resonators and will ensure frequency stability at start-up. They can also be used with crystals when not operating close to the maximum frequency of the device, and if frequency stability at start-up is not important for the application.

7.5 **Low-frequency Crystal Oscillator**

To use a 32.768kHz watch crystal as the clock source for the device, the low-frequency crystal oscillator must be selected by setting CKSEL fuses to "0110". The crystal should be connected as shown in Figure 7-2. See the 32kHz Crystal Oscillator Application Note for details on oscillator operation and how to choose appropriate values for C1 and C2.

When this oscillator is selected, start-up times are determined by the SUT fuses as shown in Table 7-5.

Table 7-5. Start-up Times for the Low Frequency Crystal Oscillator Clock Selection

SUT10	Start-up Time from Power Down and Power Save	Additional Delay from Reset (V _{CC} = 5.0V)	Recommended usage
00	1K CK ⁽¹⁾	4 ms	Fast rising power or BOD enabled
01	1K CK ⁽¹⁾	64 ms	Slowly rising power
10	32K CK	64 ms	Stable frequency at start-up
11		Reserved	

Notes: 1. These options should only be used if frequency stability at start-up is not important for the application.

7.6 Calibrated Internal RC Oscillator

By default, the Internal RC Oscillator provides an approximate 8MHz clock. Though voltage and temperature dependent, this clock can be very accurately calibrated by the user. See Table 22-2 on page 180 and "Internal Oscillator Speed" on page 204 for more details. The device is shipped with the CKDIV8 Fuse programmed. See "System Clock Prescaler" on page 31 for more details.

This clock may be selected as the system clock by programming the CKSEL Fuses as shown in Table 7-6. If selected, it will operate with no external components. During reset, hardware loads the pre-programmed calibration value into the OSCCAL Register and thereby automatically calibrates the RC Oscillator. The accuracy of this calibration is shown as Factory calibration in Table 22-2 on page 180.

By changing the OSCCAL register from SW, see "Oscillator Calibration Register – OSCCAL" on page 32, it is possible to get higher calibration accuracy than by using the factory calibration. The accuracy of this calibration is shown as User calibration in Table 22-2 on page 180.

When this Oscillator is used as the chip clock, the Watchdog Oscillator will still be used for the Watchdog Timer and for the Reset Time-out. For more information on the pre-programmed calibration value, see the section "Calibration Byte" on page 165.

Table 7-6. Internal Calibrated RC Oscillator Operating Modes

CKSEL30	Nominal Frequency			
0010 ⁽¹⁾	8.0 MHz			

Note: 1. The device is shipped with this option selected.

When this Oscillator is selected, start-up times are determined by the SUT Fuses as shown in Table 7-7 on page 29..

Table 7-7. Start-up Times for the Internal Calibrated RC Oscillator Clock Selection

SUT10	Start-up Time from Power-down	Recommended Usage		
00	6 CK	14CK	BOD enabled	
01	6 CK	14CK + 4 ms	Fast rising power	
10 ⁽¹⁾	6 CK	14CK + 64 ms	Slowly rising power	
11		Reserved		

Note: 1. The device is shipped with this option selected.


7.7 External Clock

To drive the device from an external clock source, CLKI should be driven as shown in Figure 7-3 on page 30. To run the device on an external clock, the CKSEL Fuses must be programmed to "0000".





Figure 7-3. External Clock Drive Configuration



When this clock source is selected, start-up times are determined by the SUT Fuses as shown in Table 7-8 on page 30.

Table 7-8. Start-up Times for the External Clock Selection

SUT10	Start-up Time from Power-down and Power-save	Additional Delay from Reset	Recommended Usage
00	6CK	14CK	BOD enabled
01	6CK	14CK + 4ms	Fast rising power
10	6CK	14CK + 64ms	Slowly rising power
11		Reserved	

When applying an external clock, sudden changes in the applied clock frequency must be avoided to ensure stable operation of the MCU. A variation in frequency of more than 2% from one clock cycle to the next can lead to unpredictable behavior. It is required to ensure that the MCU is kept in reset during such changes in the clock frequency.

Note that the system clock prescaler can be used to implement run-time changes of the internal clock frequency while still ensuring stable operation. See "System Clock Prescaler" on page 31 for details.

7.8 128kHz Internal Oscillator

The 128kHz internal oscillator is a low power oscillator providing a 128kHz clock. The frequency is nominal at 3V and 25°C. This clock may be selected as the system clock by programming the CKSEL fuses to "0100".

When this clock source is selected, start-up times are determined by the SUT Fuses as shown in Table 7-9 on page 31.

Table 7-9. Start-up Times for the 128kHz Internal Oscillator

SUT10	Start-up Time from Power-down and Power-save	Additional Delay from Reset	Recommended Usage
00	6CK	14CK	BOD enabled
01	6CK	14CK + 4ms	Fast rising power
10	6CK	14CK + 64ms	Slowly rising power
11		Reserved	

7.9 System Clock Prescaler

The Atmel[®] ATtiny24/44/84 system clock can be divided by setting the Clock Prescaler Register – CLKPR. This feature can be used to decrease power consumption when the requirement for processing power is low. This can be used with all clock source options, and it will affect the clock frequency of the CPU and all synchronous peripherals. clk_{I/O}, clk_{ADC}, clk_{CPU}, and clk_{FLASH} are divided by a factor as shown in Table 7-10 on page 33.

7.9.1 Switching Time

When switching between prescaler settings, the system clock prescaler ensures that no glitches occur in the clock system and that no intermediate frequency is higher than either the clock frequency corresponding to the previous setting or the clock frequency corresponding to the new setting.

The ripple counter that implements the prescaler runs at the frequency of the undivided clock, which may be faster than the CPU's clock frequency. Hence, it is not possible to determine the state of the prescaler, even if it were readable, and the exact time it takes to switch from one clock division to another cannot be exactly predicted.


From the time the CLKPS values are written, it takes between T1 + T2 and T1 + 2*T2 before the new clock frequency is active. In this interval, twp active clock edges are produced. Here, T1 is the previous clock period, and T2 is the period corresponding to the new prescaler setting.





7.10 Register Description

7.10.1 Oscillator Calibration Register – OSCCAL




The Oscillator Calibration Register is used to trim the Calibrated Internal RC Oscillator to remove process variations from the oscillator frequency. A pre-programmed calibration value is automatically written to this register during chip reset, giving the Factory calibrated frequency as specified in Table 22-2 on page 180. The application software can write this register to change the oscillator frequency. The oscillator can be calibrated to frequencies as specified in Table 22-2 on page 180. Calibration outside that range is not guaranteed.

Note that this oscillator is used to time EEPROM and Flash write accesses, and these write times will be affected accordingly. If the EEPROM or Flash are written, do not calibrate to more than 8.8MHz. Otherwise, the EEPROM or Flash write may fail.

The CAL7 bit determines the range of operation for the oscillator. Setting this bit to logical zero gives the lowest frequency range, setting this bit to logical one gives the highest frequency range. The two frequency ranges are overlapping, in other words a setting of OSCCAL = 0x7F gives a higher frequency than OSCCAL = 0x80.

The CAL6..0 bits are used to tune the frequency within the selected range. A setting of 0x00 gives the lowest frequency in that range, and a setting of 0x7F gives the highest frequency in the range.

7.10.2 Clock Prescaler Register – CLKPR



Bit 7 – CLKPCE: Clock Prescaler Change Enable

The CLKPCE bit must be written to logical one to enable change of the CLKPS bits. The CLK-PCE bit is only updated when the other bits in CLKPR are simultaneously written to logical zero. CLKPCE is cleared by hardware four cycles after it is written or when the CLKPS bits are written. Rewriting the CLKPCE bit within this time-out period does neither extend the time-out period nor clear the CLKPCE bit.

Bits 6..4 – Res: Reserved Bits

These bits are reserved bits in the Atmel® ATtiny24/44/84 and will always read as zero.

Bits 3..0 – CLKPS3..0: Clock Prescaler Select Bits 3 - 0

These bits define the division factor between the selected clock source and the internal system clock. These bits can be written at run-time to vary the clock frequency to suit the application requirements. As the divider divides the master clock input to the MCU, the speed of all synchronous peripherals is reduced when a division factor is used. The division factors are given in Table 7-10 on page 33.

To avoid unintentional changes of clock frequency, a special write procedure must be followed to change the CLKPS bits:

- 1. Write the Clock Prescaler Change Enable (CLKPCE) bit to one and all other bits in CLKPR to zero.
- 2. Within four cycles, write the desired value to CLKPS while writing a zero to CLKPCE. Interrupts must be disabled when changing prescaler setting to make sure the write procedure is not interrupted.

The CKDIV8 Fuse determines the initial value of the CLKPS bits. If CKDIV8 is unprogrammed, the CLKPS bits will be reset to "0000". If CKDIV8 is programmed, CLKPS bits are reset to "0011", giving a division factor of eight at start up. This feature should be used if the selected clock source has a higher frequency than the maximum frequency of the device at the present operating conditions. Note that any value can be written to the CLKPS bits regardless of the CKDIV8 Fuse setting. The Application software must ensure that a sufficient division factor is chosen if the selected clock source has a higher frequency than the maximum frequency of the device at the present operating conditions. The device is shipped with the CKDIV8 Fuse programmed.

Table 7-10. Clock Prescaler Select

CLKPS3	CLKPS2	CLKPS1	CLKPS0	Clock Division Factor		
0	0	0	0	1		
0	0	0	1	2		
0	0	1	0	4		
0	0	1	1	8		
0	1	0	0	16		
0	1	0	1	32		
0	1	1	0	64		
0	1	1	1	128		
1	0	0	0	256		
1	0	0	1	Reserved		
1	0	1	0	Reserved		
1	0	1	1	Reserved		
1	1	0	0	Reserved		
1	1	0	1	Reserved		
1	1	1	0	Reserved		
1	1	1	1	Reserved		





8. Power Management and Sleep Modes

Sleep modes enable the application to shut down unused modules in the MCU, thereby saving power. The Atmel[®] AVR[®] provides various sleep modes allowing the user to tailor the power consumption to the application's requirements.

8.1 Sleep Modes

Figure 7-1 on page 25 presents the different clock systems in the Atmel[®] ATtiny24/44/84, and their distribution. The figure is helpful in selecting an appropriate sleep mode. Table 8-1 shows the different sleep modes and their wake up sources

 Table 8-1.
 Active Clock Domains and Wake-up Sources in the Different Sleep Modes

	Active Clock Domains				Oscillators	Wake-up Sources				
Sleep Mode	clk _{CPU}	CIK _{FLASH}	clk _{lO}	CIK _{ADC}	Main Clock Source Enabled	INTO and Pin Change	SPM/ EEPROM Ready	ADC	Other I/O	Watchdog Interrupt
Idle			Х	Χ	X	Х	Χ	Χ	Χ	Х
ADC Noise Reduction				х	x	X ⁽¹⁾	Х	х		х
Power-down						X ⁽¹⁾				Х
Stand-by ⁽²⁾					Х	Х	X ⁽¹⁾			

Note:

- For INT0, only level interrupt.
- 2. Only recommended with external crystal or resonator selected as clock source

To enter any of the three sleep modes, the SE bit in MCUCR must be written to logic one and a SLEEP instruction must be executed. The SM1..0 bits in the MCUCR Register select which sleep mode (Idle, ADC Noise Reduction, Standby or Power-down) will be activated by the SLEEP instruction. See Table 8-2 on page 38 for a summary.

If an enabled interrupt occurs while the MCU is in a sleep mode, the MCU wakes up. The MCU is then halted for four cycles in addition to the start-up time, executes the interrupt routine, and resumes execution from the instruction following SLEEP. The contents of the Register File and SRAM are unaltered when the device wakes up from sleep. If a reset occurs during sleep mode, the MCU wakes up and executes from the Reset Vector.

8.2 Idle Mode

When the SM1..0 bits are written to "00", the SLEEP instruction makes the MCU enter idle mode, stopping the CPU but allowing the analog comparator, ADC, timer/counter, watchdog, and interrupt system to continue operating. This sleep mode basically halts clk_{CPU} and clk_{FLASH} , while allowing the other clocks to run.

Idle mode enables the MCU to wake up from external triggered interrupts as well as internal ones like the Timer Overflow. If wake-up from the Analog Comparator interrupt is not required, the Analog Comparator can be powered down by setting the ACD bit in the Analog Comparator Control and Status Register – ACSR. This will reduce power consumption in Idle mode. If the ADC is enabled, a conversion starts automatically when this mode is entered.

8.3 ADC Noise Reduction Mode

When the SM1..0 bits are written to 01, the SLEEP instruction makes the MCU enter ADC Noise Reduction mode, stopping the CPU but allowing the ADC, the external interrupts, and the Watchdog to continue operating (if enabled). This sleep mode halts $clk_{I/O}$, clk_{CPU} , and clk_{FLASH} , while allowing the other clocks to run.

This improves the noise environment for the ADC, enabling higher resolution measurements. If the ADC is enabled, a conversion starts automatically when this mode is entered. Apart from the ADC Conversion Complete interrupt, only an External Reset, a Watchdog Reset, a Brown-out Reset, an SPM/EEPROM ready interrupt, an external level interrupt on INTO or a pin change interrupt can wake up the MCU from ADC Noise Reduction mode.

8.4 Power-down Mode

When the SM1..0 bits are written to "10", the SLEEP instruction makes the MCU enter power-down mode. In this mode, the oscillator is stopped, while the external interrupts and the watchdog continue operating (if enabled). Only an external reset, a watchdog reset, a brown-out reset, an external level interrupt on INTO, or a pin change interrupt can wake up the MCU. This sleep mode halts all generated clocks, allowing operation of asynchronous modules only.

Note that if a level triggered interrupt is used for wake-up from Power-down mode, the changed level must be held for some time to wake up the MCU. See "External Interrupts" on page 52 for details

8.5 Standby Mode

When the SM1..0 bits are 11 and an external crystal/resonator clock option is selected, the SLEEP instruction makes the MCU enter Standby mode. This mode is identical to Power-down with the exception that the Oscillator is kept running. From Standby mode, the device wakes up in six clock cycles.

8.6 Software BOD Disable

When the Brown-out Detector (BOD) is enabled by BODLEVEL fuses (see Table 21-4 on page 164), the BOD is actively monitoring the supply voltage during a sleep period. In some devices it is possible to save power by disabling the BOD by software in Power-Down and Stand-By sleep modes. The sleep mode power consumption will then be at the same level as when BOD is globally disabled by fuses.

If BOD is disabled by software, the BOD function is turned off immediately after entering the sleep mode. Upon wake-up from sleep, BOD is automatically enabled again. This ensures safe operation in case the $V_{\rm CC}$ level has dropped during the sleep period.





When the BOD has been disabled, the wake-up time from sleep mode will be approximately 60µs to ensure that the BOD is working correctly before the MCU continues executing code.

BOD disable is controlled by the BODS (BOD Sleep) bit of MCU Control Register, see Section 8.9.1 "MCUCR – MCU Control Register" on page 38. Writing this bit to one turns off BOD in Power-Down and Stand-By, while writing a zero keeps the BOD active. The default setting is zero, i.e. BOD active.

Writing to the BODS bit is controlled by a timed sequence and an enable bit, see Section 8.9.1 "MCUCR – MCU Control Register" on page 38.

8.7 Power Reduction Register

The Power Reduction Register (PRR), see "PRR – Power Reduction Register" on page 39, provides a method to stop the clock to individual peripherals to reduce power consumption. The current state of the peripheral is frozen and the I/O registers cannot be read or written. Resources used by the peripheral when stopping the clock will remain occupied; hence the peripheral should in most cases be disabled before stopping the clock. Waking up a module, which is done by clearing the bit in PRR, puts the module in the same state as before shutdown.

Module shutdown can be used in Idle mode and Active mode to significantly reduce the overall power consumption. See "Power-down Supply Current" on page 194 for examples. In all other sleep modes, the clock is already stopped.

8.8 Minimizing Power Consumption

There are several issues to consider when trying to minimize the power consumption in an AVR®-controlled system. In general, sleep modes should be used as much as possible, and the sleep mode should be selected so that as few of the device's functions as possible are operating. All functions not needed should be disabled. In particular, the following modules may need special consideration when trying to achieve the lowest possible power consumption.

8.8.1 Analog-to-Digital Converter

If enabled, the ADC will be enabled in all sleep modes. To save power, the ADC should be disabled before entering any sleep mode. When the ADC is turned off and on again, the next conversion will be an extended conversion. See "Analog-to-Digital Converter" on page 137 for details on ADC operation.

8.8.2 Analog Comparator

When entering idle mode, the analog comparator should be disabled if not used. When entering ADC noise reduction mode, the analog comparator should be disabled. In the other sleep modes, the analog comparator is automatically disabled. However, if the analog comparator is set up to use the internal voltage reference as input, the analog comparator should be disabled in all sleep modes. Otherwise, the internal voltage reference will be enabled, independent of sleep mode. See "Analog Comparator" on page 134 for details on how to configure the Analog Comparator.

8.8.3 Brown-out Detector

If the Brown-out Detector is not needed in the application, this module should be turned off. If the Brown-out Detector is enabled by the BODLEVEL Fuses, it will be enabled in all sleep modes, and hence, always consume power. In the deeper sleep modes, this will contribute significantly to the total current consumption. See "Brown-out Detection" on page 43 for details on how to configure the Brown-out Detector.

8.8.4 Internal Voltage Reference

The Internal Voltage Reference will be enabled when needed by the Brown-out Detection, the Analog Comparator or the ADC. If these modules are disabled as described in the sections above, the internal voltage reference will be disabled and it will not be consuming power. When turned on again, the user must allow the reference to start up before the output is used. If the reference is kept on in sleep mode, the output can be used immediately. See "Internal Voltage Reference" on page 44 for details on the start-up time.

8.8.5 Watchdog Timer

If the Watchdog Timer is not needed in the application, this module should be turned off. If the Watchdog Timer is enabled, it will be enabled in all sleep modes, and hence, always consume power. In the deeper sleep modes, this will contribute significantly to the total current consumption. See "Watchdog Timer" on page 44 for details on how to configure the Watchdog Timer.

8.8.6 Port Pins

When entering a sleep mode, all port pins should be configured to use minimum power. The most important thing is then to ensure that no pins drive resistive loads. In sleep modes where both the I/O clock ($clk_{I/O}$) and the ADC clock (clk_{ADC}) are stopped, the input buffers of the device will be disabled. This ensures that no power is consumed by the input logic when not needed. In some cases, the input logic is needed for detecting wake-up conditions, and it will then be enabled. See the section "Digital Input Enable and Sleep Modes" on page 60 for details on which pins are enabled. If the input buffer is enabled and the input signal is left floating or has an analog signal level close to $V_{CC}/2$, the input buffer will use excessive power.

For analog input pins, the digital input buffer should be disabled at all times. An analog signal level close to $V_{\rm CC}/2$ on an input pin can cause significant current even in active mode. Digital input buffers can be disabled by writing to the Digital Input Disable Register (DIDR0). See "DIDR0 – Digital Input Disable Register 0" on page 155 for details.





8.9 Register Description

8.9.1 MCUCR – MCU Control Register

The MCU Control Register contains control bits for power management.

Bit	7	6	5	4	3	2	1	0	_
	BODS	PUD	SE	SM1	SM0	BODSE	ISC01	ISC00	MCUCR
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	_
Initial Value	0	0	0	0	0	0	0	0	

• Bit 7 - BODS: BOD Sleep

In order to disable BOD during sleep (see Table 8-1 on page 34) the BODS bit must be written to logic one. This is controlled by a timed sequence and the enable bit, BODSE in MCUCR. First, both BODS and BODSE must be set to one. Second, within four clock cycles, BODS must be set to one and BODSE must be set to zero. The BODS bit is active three clock cycles after it is set. A sleep instruction must be executed while BODS is active in order to turn off the BOD for the actual sleep mode. The BODS bit is automatically cleared after three clock cycles.

• Bit 5 - SE: Sleep Enable

The SE bit must be written to logical one to make the MCU enter the sleep mode when the SLEEP instruction is executed. To avoid the MCU entering the sleep mode unless it is the programmer's purpose, it is recommended to set the sleep enable (SE) bit just before the execution of the SLEEP instruction and to clear it immediately after waking up.

Bits 4, 3 – SM1..0: Sleep Mode Select Bits 2..0

These bits select between the three available sleep modes as shown in Table 8-2 on page 38.

Table 8-2. Sleep Mode Select


SM1	SM0	Sleep Mode
0	0	Idle
0	1	ADC Noise Reduction
1	0	Power-down
1	1	Standby ⁽¹⁾

Note: 1. Only recommended with external crystal or resonator selected as clock source

• Bit 2 – BODSE: BOD Sleep Enable

The BODSE bit enables setting of BODS control bit, as explained on BODS bit description. BOD disable is controlled by a timed sequence.

8.9.2 PRR – Power Reduction Register



• Bits 7, 6, 5, 4- Res: Reserved Bits

These bits are reserved bits in the ATtiny24/44/84 and will always read as zero.

• Bit 3- PRTIM1: Power Reduction Timer/Counter1

Writing a logical one to this bit shuts down the timer/counter 1 module. When the timer/counter 1 is enabled, operation will continue like before the shutdown.

• Bit 2- PRTIM0: Power Reduction Timer/Counter0

Writing a logical one to this bit shut s down the timer/counter 0 module. When the timer/counter 0 is enabled, operation will continue like before the shutdown.

Bit 1 - PRUSI: Power Reduction USI

Writing a logic one to this bit shuts down the USI by stopping the clock to the module. When waking up the USI again, the USI should be re initialized to ensure proper operation.

• Bit 0 - PRADC: Power Reduction ADC

Writing a logic one to this bit shuts down the ADC. The ADC must be disabled before shut-down. The analog comparator cannot use the ADC input MUX when the ADC is shut down.





9. System Control and Reset

9.1 Resetting the AVR

During reset, all I/O Registers are set to their initial values, and the program starts execution from the Reset Vector. The instruction placed at the Reset Vector must be a RJMP – Relative Jump – instruction to the reset handling routine. If the program never enables an interrupt source, the Interrupt Vectors are not used, and regular program code can be placed at these locations. The circuit diagram in Figure 9-1 on page 41 shows the reset logic. Table 9-1 on page 42 defines the electrical parameters of the reset circuitry.

The I/O ports of the Atmel[®] AVR[®] are immediately reset to their initial state when a reset source goes active. This does not require any clock source to be running.


After all reset sources have gone inactive, a delay counter is invoked, stretching the internal reset. This allows the power to reach a stable level before normal operation starts. The time-out period of the delay counter is defined by the user through the SUT and CKSEL Fuses. The different selections for the delay period are presented in "Clock Sources" on page 26.

9.2 Reset Sources

The Atmel ATtiny24/44/84 has four sources of reset:

- Power-on Reset. The MCU is reset when the supply voltage is below the Power-on Reset threshold (V_{POT}).
- External Reset. The MCU is reset when a low level is present on the RESET pin for longer than the minimum pulse length when RESET function is enabled.
- Watchdog Reset. The MCU is reset when the watchdog timer period expires and the watchdog is enabled.
- ullet Brown-out Reset. The MCU is reset when the supply voltage V_{CC} is below the brown-out reset threshold (V_{BOT}) and the brown-out detector is enabled.

Figure 9-1. Reset Logic



9.3 Power-on Reset

A Power-on Reset (POR) pulse is generated by an On-chip detection circuit. The detection level is defined in "System and Reset Characterizations" on page 181. The POR is activated whenever V_{CC} is below the detection level. The POR circuit can be used to trigger the Start-up Reset, as well as to detect a failure in supply voltage.

A POR circuit ensures that the device is reset from power-on. Reaching the power-on reset threshold voltage invokes the delay counter, which determines how long the device is kept in RESET after V_{CC} rise. The RESET signal is activated again, without any delay, when V_{CC} decreases below the detection level.

Figure 9-2. MCU Start-up, RESET Tied to V_{CC}








Figure 9-3. MCU Start-up, RESET Extended Externally




Table 9-1. Power On Reset Specifications


Symbol	Parameter	Min	Тур	Max	Unit
M	Power-on Reset Threshold Voltage (rising)	1.1	1.4	1.7	٧
V _{POT}	Power-on Reset Threshold Voltage (falling)()	0.8	1.3	1.6	٧
V _{PORMAX}	VCC Max. start voltage to ensure internal Power-on Reset signal			0.4	V
V _{PORMIN}	VCC Min. start voltage to ensure internal Power-on Reset signal	-0.1			V
V _{CCRR}	VCC Rise Rate to ensure Power-on Reset	0.01			V/ms
V _{RST}	RESET Pin Threshold Voltage	0.1 V _{CC}		0.9V _{CC}	V

Note: 1. Before rising, the supply has to be between V_{PORMIN} and V_{PORMAX} to ensure a Reset.

9.4 External Reset

An External Reset is generated by a low level on the $\overline{\text{RESET}}$ pin if enabled. Reset pulses longer than the minimum pulse width (see "System and Reset Characterizations" on page 181) will generate a reset, even if the clock is not running. Shorter pulses are not guaranteed to generate a reset. When the applied signal reaches the Reset Threshold Voltage – V_{RST} – on its positive edge, the delay counter starts the MCU after the Time-out period – t_{TOUT} – has expired.

Figure 9-4. External Reset During Operation




9.5 Brown-out Detection

ATtiny24/44/84 has an On-chip Brown-out Detection (BOD) circuit for monitoring the V_{CC} level during operation by comparing it to a fixed trigger level. The trigger level for the BOD can be selected by the BODLEVEL Fuses. The trigger level has a hysteresis to ensure spike free Brown-out Detection. The hysteresis on the detection level should be interpreted as $V_{BOT+} = V_{BOT} + V_{HYST}/2$ and $V_{BOT-} = V_{BOT} - V_{HYST}/2$.

When the BOD is enabled, and V_{CC} decreases to a value below the trigger level (V_{BOT} in Figure 9-5 on page 43), the Brown-out Reset is immediately activated. When V_{CC} increases above the trigger level (V_{BOT} in Figure 9-5 on page 43), the delay counter starts the MCU after the Time-out period t_{TOUT} has expired.

The BOD circuit will only detect a drop in V_{CC} if the voltage stays below the trigger level for longer than t_{BOD} given in "System and Reset Characterizations" on page 181.

Figure 9-5. Brown-out Reset During Operation




9.6 Watchdog Reset

When the Watchdog times out, it will generate a short reset pulse of one CK cycle duration. On the falling edge of this pulse, the delay timer starts counting the Time-out period t_{TOUT} . See "Watchdog Timer" on page 44 for details on operation of the Watchdog Timer.





Figure 9-6. Watchdog Reset During Operation



9.7 Internal Voltage Reference

The Atmel® ATtiny24/44/84 features an internal bandgap reference. This reference is used for Brown-out Detection, and it can be used as an input to the Analog Comparator or the ADC.

9.7.1 Voltage Reference Enable Signals and Start-up Time

The voltage reference has a start-up time that may influence the way it should be used. The start-up time is given in "System and Reset Characterizations" on page 181. To save power, the reference is not always turned on. The reference is on during the following situations:

- 1. When the BOD is enabled (by programming the BODLEVEL [2..0] Fuse).
- 2. When the bandgap reference is connected to the Analog Comparator (by setting the ACBG bit in ACSR).
- 3. When the ADC is enabled.

Thus, when the BOD is not enabled, after setting the ACBG bit or enabling the ADC, the user must always allow the reference to start up before the output from the Analog Comparator or ADC is used. To reduce power consumption in Power-down mode, the user can avoid the three conditions above to ensure that the reference is turned off before entering Power-down mode.

9.8 Watchdog Timer

The Watchdog Timer is clocked from an On-chip Oscillator which runs at 128kHz. By controlling the Watchdog Timer prescaler, the Watchdog Reset interval can be adjusted as shown in Table 9-4 on page 48. The WDR – Watchdog Reset – instruction resets the Watchdog Timer. The Watchdog Timer is also reset when it is disabled and when a Chip Reset occurs. Ten different clock cycle periods can be selected to determine the reset period. If the reset period expires without another Watchdog Reset, the Atmel ATtiny24/44/84 resets and executes from the Reset Vector. For timing details on the Watchdog Reset, refer to Table 9-4 on page 48.


The Wathdog Timer can also be configured to generate an interrupt instead of a reset. This can be very helpful when using the Watchdog to wake-up from Power-down.

To prevent unintentional disabling of the watchdog or unintentional change of time-out period, two different safety levels are selected by the WDTON fuse, as shown in Table 9-2. See "Timed Sequences for Changing the Configuration of the Watchdog Timer" on page 45 for details.

Table 9-2. WDT Configuration as a Function of the Fuse Settings of WDTON

WDTON	Safety Level	WDT Initial State	How to Disable the WDT	How to Change Time-out
Unprogrammed	1	Disabled	Timed sequence	No limitations
Programmed	2	Enabled	Always enabled	Timed sequence

Figure 9-7. Watchdog Timer



9.9 Timed Sequences for Changing the Configuration of the Watchdog Timer

The sequence for changing configuration differs slightly between the two safety levels. Separate procedures are described for each level.

9.9.1 Safety Level 1

In this mode, the watchdog timer is initially disabled, but can be enabled by writing the WDE bit to logical one without any restriction. A timed sequence is needed when disabling an enabled watchdog timer. To disable an enabled watchdog timer, the following procedure must be followed:

- 1. In the same operation, write a logical one to WDCE and WDE. A logical one must be written to WDE regardless of the previous value of the WDE bit.
- 2. Within the next four clock cycles, in the same operation, write the WDE and WDP bits as desired, but with the WDCE bit cleared.

9.9.2 Safety Level 2

In this mode, the watchdog timer is always enabled, and the WDE bit will always read as logical one. A timed sequence is needed when changing the watchdog time-out period. To change the watchdog time-out, the following procedure must be followed:

- 1. In the same operation, write a logical one to WDCE and WDE. Even though the WDE always is set, the WDE must be written to one to start the timed sequence.
- 2. Within the next four clock cycles, in the same operation, write the WDP bits as desired, but with the WDCE bit cleared. The value written to the WDE bit is irrelevant.






9.10 Register Description

9.10.1 MCUSR – MCU Status Register

The MCU Status Register provides information on which reset source caused an MCU Reset.



• Bits 7..4 - Res: Reserved Bits

These bits are reserved bits in the ATtiny24/44/84 and will always read as zero.

• Bit 3 - WDRF: Watchdog Reset Flag

This bit is set if a Watchdog Reset occurs. The bit is reset by a Power-on Reset, or by writing a logical zero to the flag.

• Bit 2 - BORF: Brown-out Reset Flag

This bit is set if a Brown-out Reset occurs. The bit is reset by a Power-on Reset, or by writing a logical zero to the flag.

• Bit 1 - EXTRF: External Reset Flag

This bit is set if an External Reset occurs. The bit is reset by a Power-on Reset, or by writing a logical zero to the flag.

Bit 0 – PORF: Power-on Reset Flag

This bit is set if a Power-on Reset occurs. The bit is reset only by writing a logic zero to the flag.

To make use of the Reset Flags to identify a reset condition, the user should read and then reset the MCUSR as early as possible in the program. If the register is cleared before another reset occurs, the source of the reset can be found by examining the Reset Flags.

9.10.2 WDTCSR – Watchdog Timer Control and Status Register

Bit	7	6	5	4	3	2	1	0	
0x21 (0x41)	WDIF	WDIE	WDP3	WDCE	WDE	WDP2	WDP1	WDP0	WDTCSR
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	Χ	0	0	0	

• Bit 7 – WDIF: Watchdog Timeout Interrupt Flag

This bit is set when a time-out occurs in the Watchdog Timer and the Watchdog Timer is configured for interrupt. WDIF is cleared by hardware when executing the corresponding interrupt handling vector. Alternatively, WDIF is cleared by writing a logic one to the flag. When the I-bit in SREG and WDIE are set, the Watchdog Time-out Interrupt is executed.

Bit 6 – WDIE: Watchdog Timeout Interrupt Enable

When this bit is written to logical one, WDE is cleared, and the I-bit in the status register is set, the watchdog time-out interrupt is enabled. In this mode the corresponding interrupt is executed instead of a reset if a time-out in the watchdog timer occurs.

If WDE is set, WDIE is automatically cleared by hardware when a time-out occurs. This is useful for keeping the Watchdog Reset security while using the interrupt. After the WDIE bit is cleared, the next time-out will generate a reset. To avoid the Watchdog Reset, WDIE must be set after each interrupt.

Table 9-3. Watchdog Timer Configuration

WDE	WDIE	Watchdog Timer State	Action on Time-out
0	0	Stopped	None
0	1	Running	Interrupt
1	0	Running	Reset
1	1	Running	Interrupt

• Bit 4 - WDCE: Watchdog Change Enable

This bit must be set when the WDE bit is written to logical zero. Otherwise, the watchdog will not be disabled. Once written to logical one, hardware will clear this bit after four clock cycles. See the description of the WDE bit for a watchdog disable procedure. This bit must also be set when changing the prescaler bits. See "Timed Sequences for Changing the Configuration of the Watchdog Timer" on page 45.

Bit 3 – WDE: Watchdog Enable

When the WDE is written to logical one, the watchdog timer is enabled, and if the WDE is written to logical zero, the watchdog timer function is disabled. WDE can only be cleared if the WDCE bit has logic level one. To disable an enabled watchdog timer, the following procedure must be followed:

- 1. In the same operation, write a logical one to WDCE and WDE. A logical one must be written to WDE even though it is set to logical one before the disable operation starts.
- 2. Within the next four clock cycles, write a logical zero to WDE. This disables the watchdog.

In safety level 2, it is not possible to disable the Watchdog Timer, even with the algorithm described above. See "Timed Sequences for Changing the Configuration of the Watchdog Timer" on page 45.

In safety level 1, WDE is overridden by WDRF in MCUSR. See "MCUSR – MCU Status Register" on page 46 for description of WDRF. This means that WDE is always set when WDRF is set. To clear WDE, WDRF must be cleared before disabling the Watchdog with the procedure described above. This feature ensures multiple resets during conditions causing failure, and a safe start-up after the failure.

Note: If the watchdog timer is not going to be used in the application, it is important to go through a watchdog disable procedure in the initialization of the device. If the Watchdog is accidentally enabled, for example by a runaway pointer or brown-out condition, the device will be reset, which in turn will lead to a new watchdog reset. To avoid this situation, the application software should always clear the WDRF flag and the WDE control bit in the initialization routine.

Bits 5, 2..0 – WDP3..0: Watchdog Timer Prescaler 3, 2, 1, and 0

The WDP3..0 bits determine the Watchdog Timer prescaling when the Watchdog Timer is enabled. The different prescaling values and their corresponding Timeout Periods are shown in Table 9-4 on page 48.





 Table 9-4.
 Watchdog Timer Prescale Select

WDP3	WDP2	WDP1	WDP0	Number of WDT Oscillator Cycles	Typical Time-out at V _{CC} = 5.0V
0	0	0	0	2K cycles	16ms
0	0	0	1	4K cycles	32ms
0	0	1	0	8K cycles	64ms
0	0	1	1	16K cycles	0.125s
0	1	0	0	32K cycles	0.25s
0	1	0	1	64K cycles	0.5s
0	1	1	0	128K cycles	1.0s
0	1	1	1	256K cycles	2.0s
1	0	0	0	512K cycles	4.0s
1	0	0	1	1024K cycles	8.0s
1	0	1	0		
1	0	1	1		
1	1	0	0	Dagan	d
1	1	0	1	Reserv	/ea
1	1	1	0		
1	1	1	1		

The following code example shows one assembly function and one C function for turning off the WDT. The example assumes that interrupts are controlled (e.g., by disabling interrupts globally) so that no interrupts will occur during execution of these functions.

```
Assembly Code Example (1)
   WDT_off:
   WDR
     ; Clear WDRF in MCUSR
     ldi r16, (0<<WDRF)
     out MCUSR, r16
     ; Write logical one to WDCE and WDE
     ; Keep old prescaler setting to prevent unintentional Watchdog Reset
     in r16, WDTCR
     ori r16, (1<<WDCE) | (1<<WDE)</pre>
     out WDTCR, r16
     ; Turn off WDT
     ldi r16, (0<<WDE)
     out WDTCR, r16
     ret
C Code Example<sup>(1)</sup>
   void WDT_off(void)
     _WDR();
     /* Clear WDRF in MCUSR */
     MCUSR = 0x00
     /* Write logical one to WDCE and WDE */
     WDTCR |= (1<<WDCE) | (1<<WDE);
     /* Turn off WDT */
```

Note: 1. See "About Code Examples" on page 6.

WDTCR = 0×00 ;

}





10. Interrupts

This section describes the specifics of the interrupt handling as performed in Atmel® ATtiny24/44/84. For a general explanation of the AVR® interrupt handling, see "Reset and Interrupt Handling" on page 12.

10.1 Interrupt Vectors

Table 10-1. Reset and Interrupt Vectors

Vector No.	Program Address	Source	Interrupt Definition
1	0x0000	RESET	External Pin, Power-on Reset, Brown-out Reset, Watchdog Reset
2	0x0001	INT0	External Interrupt Request 0
3	0x0002	PCINT0	Pin Change Interrupt Request 0
4	0x0003	PCINT1	Pin Change Interrupt Request 1
5	0x0004	WDT	Watchdog Time-out
6	0x0005	TIMER1 CAPT	Timer/Counter1 Capture Event
7	0x0006	TIMER1 COMPA	Timer/Counter1 Compare Match A
8	0x0007	TIMER1 COMPB	Timer/Counter1 Compare Match B
9	0x0008	TIMER1 OVF	Timer/Counter0 Overflow
10	0x0009	TIMER0 COMPA	Timer/Counter0 Compare Match A
11	0x000A	TIMER0 COMPB	Timer/Counter0 Compare Match B
12	0x000B	TIMER0 OVF	Timer/Counter0 Overflow
13	0x000C	ANA_COMP	Analog Comparator
14	0x000D	ADC	ADC Conversion Complete
15	0x000E	EE_RDY	EEPROM Ready
16	0x000F	USI_START	USI START
17	0x0010	USI_OVF	USI Overflow

If the program never enables an interrupt source, the Interrupt Vectors are not used, and regular program code can be placed at these locations. The most typical and general program setup for the Reset and Interrupt Vector Addresses in Atmel[®] ATtiny24/44/84 is:

```
Address Labels Code
                                         Comments
0 \times 0000
                 rjmp
                        RESET
                                         ; Reset Handler
0x0001
                        EXT_INT0
                                         ; IROO Handler
                 rjmp
0 \times 0002
                                         ; PCINTO Handler
                        PCINT0
                 rjmp
0x0003
                                         ; PCINT1 Handler
                 rjmp
                        PCINT1
0 \times 0 0 0 4
                 rjmp
                        WATCHDOG
                                         ; Watchdog Interrupt Handler
0 \times 0005
                                         ; Timer1 Capture Handler
                        TIM1_CAPT
                 rjmp
                        TIM1_COMPA
0x0006
                 rjmp
                                         ; Timer1 Compare A Handler
0x0007
                                         ; Timer1 Compare B Handler
                 rjmp
                        TIM1_COMPB
0x0008
                        TIM1_OVF
                                         ; Timer1 Overflow Handler
                 rjmp
0x0009
                                         ; Timer0 Compare A Handler
                        TIMO_COMPA
                 rjmp
0x000A
                        TIMO_COMPB
                                         ; Timer0 Compare B Handler
                 rjmp
0x000B
                        TIMO_OVF
                                         ; Timer0 Overflow Handler
                 rjmp
0x000C
                        ANA_COMP
                                         ; Analog Comparator Handler
                 rjmp
                                         ; ADC Conversion Handler
0x000D
                 rjmp
                        ADC
0x000E
                                         ; EEPROM Ready Handler
                 rjmp
                        EE_RDY
0x000F
                 rjmp
                        USI_STR
                                         ; USI STart Handler
0x0010
                                         ; USI Overflow Handler
                 rjmp
                        USI_OVF
0x0011
         RESET: ldi
                        r16, high(RAMEND); Main program start
0x0012
                 out
                        SPH, r16
                                         ; Set Stack Pointer to top of RAM
0 \times 0013
                 ldi
                        r16, low(RAMEND)
                        SPL, r16
0 \times 0014
                 out
0 \times 0015
                                         ; Enable interrupts
                 sei
0x0016
           <instr> xxx
                  . . .
```





11. External Interrupts

The external interrupts are triggered by the INT0 pin or any of the PCINT11..0 pins. Observe that, if enabled, the interrupts will trigger even if the INT0 or PCINT11..0 pins are configured as outputs. This feature provides a way of generating a software interrupt. Pin change 0 interrupts (PCI0) will trigger if any enabled PCINT7..0 pin toggles. Pin change 1 interrupts (PCI1) will trigger if any enabled PCINT11..8 pin toggles. The PCMSK0 and PCMSK1 registers control which pins contribute to the pin change interrupts. Pin change interrupts on PCINT11..0 are detected asynchronously. This implies that these interrupts also can be used for waking the part from sleep modes other than idle mode.

The INT0 interrupts can be triggered by a falling or rising edge or a low level. This is set up as indicated in the specification for the MCU control register (MCUCR). When the INT0 interrupt is enabled and is configured as level-triggered, the interrupt will trigger as long as the pin is held low. Note that recognition of falling- or rising-edge interrupts on INT0 requires the presence of an I/O clock, described in "Clock Systems and their Distribution" on page 25. Low level interrupt on INT0 is detected asynchronously. This implies that this interrupt also can be used for waking the part from sleep modes other than idle mode. The I/O clock is halted in all sleep modes except idle mode.

Note that if a level-triggered interrupt is used for wake-up from power-down, the required level must be held long enough for the MCU to complete the wake-up to trigger the level interrupt. If the level disappears before the end of the start-up time, the MCU will still wake up, but no interrupt will be generated. The start-up time is defined by the SUT and CKSEL fuses as described in "System Clock and Clock Options" on page 25.

11.1 Pin Change Interrupt Timing

An example of timing of a pin change interrupt is shown in Figure 11-1.

PCINT(0)

clk

PCINT(0)

pin_sync

pcint_setflag

pcint_setflag

pcint_setflag


pcint_setflag

Figure 11-1. Timing of pin change interrupts

11.2 Register Description

11.2.1 MCUCR - MCU Control Register

The External Interrupt Control Register A contains control bits for interrupt sense control.




• Bits 1, 0 - ISC01, ISC00: Interrupt Sense Control 0 Bit 1 and Bit 0

The External Interrupt 0 is activated by the external pin INT0 if the SREG I-flag and the corresponding interrupt mask are set. The level and edges on the external INT0 pin that activate the interrupt are defined in Table 11-1 on page 53. The value on the INT0 pin is sampled before detecting edges. If edge or toggle interrupt is selected, pulses that last longer than one clock period will generate an interrupt. Shorter pulses are not guaranteed to generate an interrupt. If low level interrupt is selected, the low level must be held until the completion of the currently executing instruction to generate an interrupt.

 Table 11-1.
 Interrupt 0 Sense Control

ISC01	ISC00	Description
0	0	The low level of INT0 generates an interrupt request.
0	1	Any logical change on INT0 generates an interrupt request.
1	0	The falling edge of INT0 generates an interrupt request.
1	1	The rising edge of INT0 generates an interrupt request.

11.2.2 GIMSK - General Interrupt Mask Register



Bits 7, 3..0 – Res: Reserved Bits

These bits are reserved bits in the ATtiny24/44/84 and will always read as zero.

• Bit 6 – INT0: External Interrupt Request 0 Enable

When the INT0 bit is set (one) and the I-bit in the Status Register (SREG) is set (one), the external pin interrupt is enabled. The Interrupt Sense Control0 bits 1/0 (ISC01 and ISC00) in the External Interrupt Control Register A (EICRA) define whether the external interrupt is activated on rising and/or falling edge of the INT0 pin or level sensed. Activity on the pin will cause an interrupt request even if INT0 is configured as an output. The corresponding interrupt of External Interrupt Request 0 is executed from the INT0 Interrupt Vector.

Bit 5 – PCIE1: Pin Change Interrupt Enable 1

When the PCIE1 bit is set (one) and the I-bit in the Status Register (SREG) is set (one), pin change interrupt 1 is enabled. Any change on any enabled PCINT11..8 pin will cause an interrupt. The corresponding interrupt of Pin Change Interrupt Request is executed from the PCI1 Interrupt Vector. PCINT11..8 pins are enabled individually by the PCMSK1 Register.





• Bit 4- PCIE0: Pin Change Interrupt Enable 0

When the PCIE0 bit is set and the I-bit in the Status Register (SREG) is set, pin change interrupt 0 is enabled. Any change on any enabled PCINT7..0 pin will cause an interrupt. The corresponding interrupt of pin change interrupt request is executed from the PCI0 interrupt vector. PCINT7..0 pins are enabled individually by the PCMSK0 register.

11.2.3 GIFR – General Interrupt Flag Register



• Bits 7, 3..0 - Res: Reserved Bits

These bits are reserved bits in the ATtiny24/44/84 and will always read as zero.

Bit 6 – INTF0: External Interrupt Flag 0

When an edge or logic change on the INT0 pin triggers an interrupt request, INTF0 becomes set (logical one). If the I-bit in SREG and the INT0 bit in GIMSK are set (one), the MCU will jump to the corresponding Interrupt Vector. The flag is cleared when the interrupt routine is executed. Alternatively, the flag can be cleared by writing a logical one to it. This flag is always cleared when INT0 is configured as a level interrupt.


Bit 5 – PCIF1: Pin Change Interrupt Flag 1

When a logic change on any PCINT11..8 pin triggers an interrupt request, PCIF1 becomes set (logical one). If the I-bit in SREG and the PCIE1 bit in GIMSK are set (one), the MCU will jump to the corresponding Interrupt Vector. The flag is cleared when the interrupt routine is executed. Alternatively, the flag can be cleared by writing a logical one to it.

• Bit 4- PCIF0: Pin Change Interrupt Flag 0

When a logic change on any PCINT7..0 pin triggers an interrupt request, PCIF becomes set (logical one). If the I-bit in SREG and the PCIE0 bit in GIMSK are set (one), the MCU will jump to the corresponding Interrupt Vector. The flag is cleared when the interrupt routine is executed. Alternatively, the flag can be cleared by writing a logical one to it.

11.2.4 PCMSK1 – Pin Change Mask Register 1



• Bits 7, 4- Res: Reserved Bits

These bits are reserved bits in the Atmel® ATtiny24/44/84 and will always read as zero.

Bits 3..0 – PCINT11..8: Pin Change Enable Mask 11..8

Each PCINT11..8 bit selects whether pin change interrupt is enabled on the corresponding I/O pin. If PCINT11..8 is set (logical one) and the PCIE1 bit in GIMSK is set, pin change interrupt is enabled on the corresponding I/O pin. If PCINT11..8 is cleared, pin change interrupt on the corresponding I/O pin is disabled.

11.2.5 PCMSK0 - Pin Change Mask Register 0

Bit	7	6	5	4	3	2	1	0	_
0x12 (0x32)	PCINT7	PCINT6	PCINT5	PCINT4	PCINT3	PCINT2	PCINT1	PCINT0	PCMSK0
Read/Write	R/W								
Initial Value	0	0	0	0	0	0	0	0	

• Bits 7..0 - PCINT7..0: Pin Change Enable Mask 7..0

Each PCINT7..0 bit selects whether pin change interrupt is enabled on the corresponding I/O pin. If PCINT7..0 is set (logical one) and the PCIE0 bit in GIMSK is set, pin change interrupt is enabled on the corresponding I/O pin. If PCINT7..0 is cleared, pin change interrupt on the corresponding I/O pin is disabled.






12. I/O Ports

12.1 Overview

All Atmel[®] AVR[®] ports have true read-modify-write functionality when used as general digital I/O ports. This means that the SBI and CBI instructions can be used to change direction of one port pin without unintentionally changing the direction of any other pin. The same applies when changing drive value (if configured as output) or enabling/disabling of pull-up resistors (if configured as input). Each output buffer has symmetrical drive characteristics with both high sink and source capability. The pin driver is strong enough to drive LED displays directly. All port pins have individually selectable pull-up resistors with a supply-voltage invariant resistance. All I/O pins have protection diodes to both VCC and Ground as indicated in Figure 12-1 on page 56. See "Electrical Characteristics" on page 178 for a complete list of parameters.

Figure 12-1. I/O Pin Equivalent Schematic



All registers and bit references in this section are written in general form. A lower case "x" represents the numbering letter for the port, and a lower case "n" represents the bit number. However, when using the register or bit defines in a program, the precise form must be used. For example, PORTB3 for bit no. 3 in Port B, here documented generally as PORTxn. The physical I/O Registers and bit locations are listed in "EXT_CLOCK = external clock is selected as system clock." on page 70.

Three I/O memory address locations are allocated for each port, one each for the data register (PORTx), data direction register (DDRx), and the port input pins (PINx). The port input pins I/O location is read only, while the data register and the data direction register are read/write. However, writing a logical one to a bit in the PINx register, will result in a toggle in the corresponding bit in the data register. In addition, the pull-up disable (PUD) bit in the MCUCR disables the pull-up function for all pins in all ports when set.


Using the I/O port as General Digital I/O is described in "Ports as General Digital I/O" on page 57. Most port pins are multiplexed with alternate functions for the peripheral features on the device. How each alternate function interferes with the port pin is described in "Alternate Port Functions" on page 61. Refer to the individual module sections for a full description of the alternate functions.

Note that enabling the alternate function of some of the port pins does not affect the use of the other pins in the port as general digital I/O.

12.2 Ports as General Digital I/O

The ports are bi-directional I/O ports with optional internal pull-ups. Figure 12-2 shows a functional description of one I/O-port pin, here generically called Pxn.

Figure 12-2. General Digital I/O⁽¹⁾



Note: 1. WRx, WPx, WDx, RRx, RPx, and RDx are common to all pins within the same port. $clk_{I/O}$, SLEEP, and PUD are common to all ports.

12.2.1 Configuring the Pin

Each port pin consists of three register bits: DDxn, PORTxn, and PINxn. As shown in "EXT_CLOCK = external clock is selected as system clock." on page 70, the DDxn bits are accessed at the DDRx I/O address, the PORTxn bits at the PORTx I/O address, and the PINxn bits at the PINx I/O address.

The DDxn bit in the DDRx register selects the direction of this pin. If DDxn is written logical one, Pxn is configured as an output pin. If DDxn is written logical zero, Pxn is configured as an input pin.

If PORTxn is written logical one when the pin is configured as an input pin, the pull-up resistor is activated. To switch the pull-up resistor off, PORTxn has to be written logical zero or the pin has to be configured as an output pin. The port pins are tri-stated when reset condition becomes active, even if no clocks are running.





If PORTxn is written logical one when the pin is configured as an output pin, the port pin is driven high (one). If PORTxn is written logical zero when the pin is configured as an output pin, the port pin is driven low (zero).

12.2.2 Toggling the Pin

Writing a logical one to PINxn toggles the value of PORTxn, independent on the value of DDRxn. Note that the SBI instruction can be used to toggle one single bit in a port.

12.2.3 Switching Between Input and Output

When switching between tri-state ({DDxn, PORTxn} = 0b00) and output high ({DDxn, PORTxn} = 0b11), an intermediate state with either pull-up enabled ({DDxn, PORTxn} = 0b01) or output low ({DDxn, PORTxn} = 0b10) must occur. Normally, the pull-up enabled state is fully acceptable, as a high-impedance environment will not notice the difference between a strong high driver and a pull-up. If this is not the case, the PUD bit in the MCUCR register can be set to disable all pull-ups in all ports.

Switching between input with pull-up and output low generates the same problem. The user must use either the tri-state ({DDxn, PORTxn} = 0b00) or the output high state ({DDxn, PORTxn} = 0b10) as an intermediate step.

Table 12-1 on page 58 summarizes the control signals for the pin value.

Table 12-1. Port Pin Configurations

DDxn	PORTxn	PUD (in MCUCR)	I/O	Pull-up	Comment
0	0	Χ	Input	No	Tri-state (Hi-Z)
0	1	0	Input	Yes	Pxn will source current if ext. pulled low.
0	1	1	Input	No	Tri-state (Hi-Z)
1	0	Х	Output	No	Output Low (Sink)
1	1	Х	Output	No	Output High (Source)

12.2.4 Reading the Pin Value

Independent of the setting of Data Direction bit DDxn, the port pin can be read through the PINxn Register bit. As shown in Figure 12-2 on page 57, the PINxn Register bit and the preceding latch constitute a synchronizer. This is needed to avoid metastability if the physical pin changes value near the edge of the internal clock, but it also introduces a delay. Figure 12-3 on page 59 shows a timing diagram of the synchronization when reading an externally applied pin value. The maximum and minimum propagation delays are denoted $t_{pd,max}$ and $t_{pd,min}$ respectively.

SYSTEM CLK

INSTRUCTIONS

XXX

XXX

in r17, PINX

SYNC LATCH

PINxn

r17

0x00

0xFF

Figure 12-3. Synchronization when Reading an Externally Applied Pin value

Consider the clock period starting shortly after the first falling edge of the system clock. The latch is closed when the clock is low, and goes transparent when the clock is high, as indicated by the shaded region of the "SYNC LATCH" signal. The signal value is latched when the system clock goes low. It is clocked into the PINxn Register at the succeeding positive clock edge. As indicated by the two arrows $t_{pd,max}$ and $t_{pd,min}$, a single signal transition on the pin will be delayed between ½ and 1½ system clock period depending upon the time of assertion.

When reading back a software assigned pin value, a nop instruction must be inserted as indicated in Figure 12-4 on page 59. The out instruction sets the "SYNC LATCH" signal at the positive edge of the clock. In this case, the delay t_{pd} through the synchronizer is one system clock period.




Figure 12-4. Synchronization when Reading a Software Assigned Pin Value



The following code example shows how to set port A pins 0 and 1 high, 2 and 3 low, and define the port pins from 4 to 5 as input with a pull-up assigned to port pin 4. The resulting pin values are read back again, but as previously discussed, a *nop* instruction is included to be able to read back the value recently assigned to some of the pins.

```
Assembly Code Example<sup>(1)</sup>

...

; Define pull-ups and set outputs high

; Define directions for port pins

ldi r16,(1<<PA4)|(1<<PA1)|(1<<PA0)

ldi r17,(1<<DDA3)|(1<<DDA2)|(1<<DDA1)|(1<<DDA0)

out PORTA,r16

out DDRA,r17

; Insert nop for synchronization

nop

; Read port pins

in r16,PINA

...
```

C Code Example

```
unsigned char i;

...
/* Define pull-ups and set outputs high */
/* Define directions for port pins */
PORTA = (1<<PA4)|(1<<PA1)|(1<<PA0);
DDRA = (1<<DDA3)|(1<<DDA2)|(1<<DDA1)|(1<<DDA0);
/* Insert nop for synchronization*/
_NOP();
/* Read port pins */
i = PINA;
...</pre>
```

Note:

1. For the assembly program, two temporary registers are used to minimize the time from pull-ups are set on pins 0, 1 and 4, until the direction bits are correctly set, defining bit 2 and 3 as low and redefining bits 0 and 1 as strong high drivers.

12.2.5 Digital Input Enable and Sleep Modes

As shown in Figure 12-2 on page 57, the digital input signal can be clamped to ground at the input of the schmitt-trigger. The signal denoted SLEEP in the figure, is set by the MCU Sleep Controller in Power-down mode, Power-save mode, and Standby mode to avoid high power consumption if some input signals are left floating, or have an analog signal level close to $V_{\rm CC}/2$.

SLEEP is overridden for port pins enabled as external interrupt pins. If the external interrupt request is not enabled, SLEEP is active also for these pins. SLEEP is also overridden by various other alternate functions as described in "Alternate Port Functions" on page 61.

If a logic high level (logical one) is present on an asynchronous external interrupt pin configured as "interrupt on rising edge, falling edge, or any logic change on pin" while the external interrupt is not enabled, the corresponding external interrupt flag will be set when resuming from the above mentioned sleep mode, as the clamping in these sleep mode produces the requested logic change.

12.2.6 Unconnected Pins

If some pins are unused, it is recommended to ensure that these pins have a defined level. Even though most of the digital inputs are disabled in the deep sleep modes as described above, floating inputs should be avoided to reduce current consumption in all other modes where the digital inputs are enabled (Reset, Active mode and Idle mode).

The simplest method to ensure a defined level of an unused pin is to enable the internal pull-up. In this case, the pull-up will be disabled during reset. If low power consumption during reset is important, it is recommended to use an external pull-up or pull-down. Connecting unused pins directly to VCC or GND is not recommended, since this may cause excessive currents if the pin is accidentally configured as an output.


12.3 Alternate Port Functions

Most port pins have alternate functions in addition to being general digital I/Os. Figure 12-5 on page 62 shows how the port pin control signals from the simplified Figure 12-2 on page 57 can be overridden by alternate functions. The overriding signals may not be present in all port pins, but the figure serves as a generic description applicable to all port pins in the Atmel[®] AVR[®] microcontroller family.





Figure 12-5. Alternate Port Functions⁽¹⁾



Note: 1. WRx, WPx, WDx, RRx, RPx, and RDx are common to all pins within the same port. clk_{I/O}, SLEEP, and PUD are common to all ports. All other signals are unique for each pin.

Table 12-2 on page 63 summarizes the function of the overriding signals. The pin and port indexes from Figure 12-5 on page 62 are not shown in the succeeding tables. The overriding signals are generated internally in the modules having the alternate function.

Table 12-2. Generic Description of Overriding Signals for Alternate Functions

Signal Name	Full Name	Description
PUOE	Pull-up Override Enable	If this signal is set, the pull-up enable is controlled by the PUOV signal. If this signal is cleared, the pull-up is enabled when {DDxn, PORTxn, PUD} = 0b010.
PUOV	Pull-up Override Value	If PUOE is set, the pull-up is enabled/disabled when PUOV is set/cleared, regardless of the setting of the DDxn, PORTxn, and PUD Register bits.
DDOE	Data Direction Override Enable	If this signal is set, the Output Driver Enable is controlled by the DDOV signal. If this signal is cleared, the Output driver is enabled by the DDxn Register bit.
DDOV	Data Direction Override Value	If DDOE is set, the Output Driver is enabled/disabled when DDOV is set/cleared, regardless of the setting of the DDxn Register bit.
PVOE	Port Value Override Enable	If this signal is set and the Output Driver is enabled, the port value is controlled by the PVOV signal. If PVOE is cleared, and the Output Driver is enabled, the port Value is controlled by the PORTxn Register bit.
PVOV	Port Value Override Value	If PVOE is set, the port value is set to PVOV, regardless of the setting of the PORTxn Register bit.
PTOE	Port Toggle Override Enable	If PTOE is set, the PORTxn Register bit is inverted.
DIEOE	Digital Input Enable Override Enable	If this bit is set, the Digital Input Enable is controlled by the DIEOV signal. If this signal is cleared, the Digital Input Enable is determined by MCU state (Normal mode, sleep mode).
DIEOV	Digital Input Enable Override Value	If DIEOE is set, the Digital Input is enabled/disabled when DIEOV is set/cleared, regardless of the MCU state (Normal mode, sleep mode).
DI	Digital Input	This is the Digital Input to alternate functions. In the figure, the signal is connected to the output of the schmitt-trigger but before the synchronizer. Unless the Digital Input is used as a clock source, the module with the alternate function will use its own synchronizer.
AIO	Analog Input/Output	This is the Analog Input/Output to/from alternate functions. The signal is connected directly to the pad, and can be used bi-directionally.

The following subsections shortly describe the alternate functions for each port, and relate the overriding signals to the alternate function. Refer to the alternate function description for further details.





12.3.1 Alternate Functions of Port A

The Port A pins with alternate function are shown in Table 12-7 on page 68.

Table 12-3. Port A Pins Alternate Functions

Port Pin	Alternate Function
PA0	ADC0: ADC input channel 0. AREF: External analog reference. PCINT0: Pin change interrupt 0 source 0.
PA1	ADC1: ADC input channel 1. AIN0: Analog Comparator Positive Input. PCINT1:Pin change interrupt 0 source 1.
PA2	ADC2: ADC input channel 2. AIN1: Analog Comparator Negative Input. PCINT2: Pin change interrupt 0 source 2.
PA3	ADC3: ADC input channel 3. T0: Timer/Counter0 counter source. PCINT3: Pin change interrupt 0 source 3.
PA4	ADC4: ADC input channel 4. USCK: USI Clock three wire mode. SCL: USI Clock two wire mode. T1: Timer/Counter1 counter source. PCINT4: Pin change interrupt 0 source 4.
PA5	ADC5: ADC input channel 5. DO: USI Data Output three wire mode. OC1B: Timer/Counter1 Compare Match B output. PCINT5: Pin change interrupt 0 source 5.
PA6	ADC6: ADC input channel 6. DI: USI Data Input three wire mode. SDA: USI Data Input two wire mode. OC1A: Timer/Counter1 Compare Match A output. PCINT6: Pin change interrupt 0 source 6.
PA7	ADC7: ADC input channel 7. OC0B: Timer/Counter0 Compare Match B output. ICP1: Timer/Counter1 Input Capture Pin. PCINT7: Pin change interrupt 0 source 7.

• Port A, Bit 0 – ADC0/AREF/PCINT0

ADC0: Analog to Digital Converter, Channel 0.

AREF: External Analog Reference for ADC. Pullup and output driver are disabled on PA0 when the pin is used as an external reference or Internal Voltage Reference with external capacitor at the AREF pin by setting (one) the bit REFS0 in the ADC Multiplexer Selection Register (ADMUX).

PCINTO: Pin Change Interrupt source 0. The PA0 pin can serve as an external interrupt source for pin change interrupt 0.

Port A, Bit 1 – ADC1/AIN0/PCINT1

ADC1: Analog to Digital Converter, Channel 1.

AIN0: Analog Comparator Positive Input. Configure the port pin as input with the internal pull-up switched off to avoid the digital port function from interfering with the function of the Analog Comparator.

PCINT1: Pin Change Interrupt source 1. The PA1 pin can serve as an external interrupt source for pin change interrupt 0.

Port A, Bit 2 – ADC2/AIN1/PCINT2

ADC2: Analog to Digital Converter, Channel 2.

AIN1: Analog Comparator Negative Input. Configure the port pin as input with the internal pull-up switched off to avoid the digital port function from interfering with the function of the Analog Comparator.

PCINT2: Pin Change Interrupt source 2. The PA2 pin can serve as an external interrupt source for pin change interrupt 0.

Port A, Bit 3 – ADC3/T0/PCINT3

ADC3: Analog to digital converter, channel 3.

T0: Timer/counter 0 counter source.

PCINT3: Pin change interrupt source 3. The PA3 pin can serve as an external interrupt source for pin change interrupt 0.

Port A, Bit 4 – ADC4/USCK/SCL/T1/PCINT4

ADC4: Analog to Digital Converter, Channel 4.

USCK: Three-wire mode Universal Serial Interface Clock.

SCL: Two-wire mode Serial Clock for USI Two-wire mode.

T1: Timer/Counter1 counter source.

PCINT4: Pin Change Interrupt source 4. The PA4 pin can serve as an external interrupt source for pin change interrupt 0.

Port A, Bit 5 – ADC5/DO/OC1B/PCINT5

ADC5: Analog to digital converter, channel 5.

DO: Data output in USI three-wire mode. Data output (DO) overrides PORTA5 value, and it is driven to the port when the data direction bit DDA5 is set (one). However the PORTA5 bit still controls the pull-up, enabling pull-up if direction is input and PORTA5 is set (one).

OC1B: Output compare match output: The PA5 pin can serve as an external output for the Timer/Counter1 compare match B. The PA5 pin has to be configured as an output (DDA5 set (one)) to serve this function. The OC1B pin is also the output pin for the PWM mode timer function.

PCINT5: Pin change interrupt source 5. The PA5 pin can serve as an external interrupt source for pin change interrupt 0.





Port A, Bit 6 – ADC6/DI/SDA/OC1A/PCINT6

ADC6: Analog to Digital Converter, Channel 6.

SDA: Two-wire mode Serial Interface Data.

DI: Data Input in USI Three-wire mode. USI Three-wire mode does not override normal port functions, so pin must be configure as an input for DI function.

OC1A: Output compare match output: The PA6 pin can serve as an external output for the Timer/Counter1 compare match A. The PA6 pin has to be configured as an output (DDA6 set (one)) to serve this function. The OC1A pin is also the output pin for the PWM mode timer function.

PCINT6: Pin Change Interrupt source 6. The PA6 pin can serve as an external interrupt source for pin change interrupt 0.

Port A, Bit 7 – ADC7/OC0B/ICP1/PCINT7

ADC7: Analog to Digital Converter, Channel 7.

OC1B: Output compare match output: The PA7 pin can serve as an external output for the Timer/Counter1 compare match B. The PA7 pin has to be configured as an output (DDA7 set (one)) to serve this function. The OC1B pin is also the output pin for the PWM mode timer function.

ICP1: Input capture pin: The PA7 pin can act as an input capture pin for Timer/Counter1.

PCINT7: Pin change interrupt source 7. The PA7 pin can serve as an external interrupt source for pin change interrupt 0.

Table 12-4 on page 66 to Table 12-6 on page 67 relate the alternate functions of Port A to the overriding signals shown in Figure 12-5 on page 62.

Table 12-4. Overriding Signals for Alternate Functions in PA7..PA5

Signal Name	PA7/ADC7/OC0B/ICP1/ PCINT7	PA6/ADC6/DI/SDA/OC1A/ PCINT6	PA5/ADC5/DO/OC1B/ PCINT5
PUOE	0	0	0
PUOV	0	0	0
DDOE	0	USIWM1	0
DDOV	0	(SDA + PORTA6) • DDRA6	0
PVOE	OC0B enable	(USIWM1 • DDA6) + OC1A enable	(USIWM1 • USIWM0) + OC1B enable
PVOV	OC0B	(USIWM1• DDA6) • OC1A	USIWM1 • USIWM0 • DO + (~USIWM1 • USIWM0) • OC1B}
PTOE	0	0	0
DIEOE	PCINT7 • PCIE0 + ADC7D	USISIE + (PCINT6 • PCIE0) + ADC6D	PCINT5 • PCIE + ADC5D
DIEOV	PCINT7 • PCIE0	USISIE + PCINT7 • PCIE0	PCINT5 • PCIE
DI	PCINT7/ICP1 Input	DI/SDA/PCINT6 Input	PCINT5 Input
AIO	ADC7 Input	ADC6 Input	ADC5 Input

 Table 12-5.
 Overriding Signals for Alternate Functions in PA4..PA2

Signal Name	PA4/ADC4/USCK/SCL/T1/ PCINT4	PA3/ADC3/T0/PCINT3	PA2/ADC2/AIN1/PCINT2
PUOE	0	0	0
PUOV	0	0	0
DDOE	USIWM1	0	0
DDOV	USI_SCL_HOLD + PORTA4) • ADC4D	0	0
PVOE	USIWM1 • ADC4D	0	0
PVOV	0	0	0
PTOE	USI_PTOE	0	0
DIEOE	USISIE + (PCINT4 • PCIE0) + ADC4D	(PCINT3 • PCIE0) + ADC3D	PCINT2 • PCIE + ADC2D
DIEOV	USISIE + (PCINT4 • PCIE0)	PCINT3 • PCIE0	PCINT3 • PCIE0
DI	USCK/SCL/T1/PCINT4 input	PCINT1 Input	PCINT0 Input
AIO	ADC4 Input	ADC3 Input	ADC2/Analog Comparator Negative Input

 Table 12-6.
 Overriding Signals for Alternate Functions in PA1..PA0

Signal Name	PA1/ADC1/AIN0/PCINT1	PA0/ADC0/AREF/PCINT0
PUOE	0	RESET • (REFS1 • REFS0)
PUOV	0	0
DDOE	0	RESET • (REFS1 • REFS0)
DDOV	0	0
PVOE	0	RESET • (REFS1 • REFS0)
PVOV	0	0
PTOE	0	0
DIEOE	PCINT1 • PCIE0 + ADC1D	PCINTO • PCIE0 + ADC0D
DIEOV	PCINT1 • PCIE0	PCINTO • PCIE0
DI	PCINT1 Input	PCINT0 Input
AIO	ADC1/Analog Comparator Positive Input	ADC1 Input Analog reference





12.3.2 Alternate Functions of Port B

The Port B pins with alternate function are shown in Table 12-7 on page 68.

Table 12-7. Port B Pins Alternate Functions

Port Pin	Alternate Function
PB0	XTAL1: Crystal Oscillator Input. PCINT8: Pin change interrupt 1 source 8.
PB1	XTAL2: Crystal Oscillator Output. PCINT9: Pin change interrupt 1 source 9.
PB2	INT0: External Interrupt 0 Input. OC0A: Timer/Counter0 Compare Match A output. CKOUT: System clock output. PCINT10:Pin change interrupt 1 source 10.
PB3	RESET: Reset pin. dW: debugWire I/O. PCINT11:Pin change interrupt 1 source 11.

Port B, Bit 0 – XTAL1/PCINT8

XTAL1: Chip clock oscillator pin 1. Used for all chip clock sources except the internal calibratable RC oscillator. When used as a clock pin, the pin cannot be used as an I/O pin. When using internal calibratable RC oscillator as a chip clock source, PB0 serves as an ordinary I/O pin.

PCINT8: Pin change interrupt source 8. The PB0 pin can serve as an external interrupt source for pin change interrupt 1.

Port B, Bit 1 – XTAL2/PCINT9

XTAL2: Chip clock oscillator pin 2. Used as clock pin for all chip clock sources except the internal calibratable RC oscillator and external clock. When used as a clock pin, the pin cannot be used as an I/O pin. When using internal calibratable RC oscillator or external clock as a chip clock sources, PB1 serves as an ordinary I/O pin.

PCINT9: Pin change interrupt source 9. The PB1 pin can serve as an external interrupt source for pin change interrupt 1.

Port B, Bit 2 – INTO/OC0A/CKOUT/PCINT10

INT0: External interrupt request 0.

OC0A: Output compare match output: The PB2 pin can serve as an external output for the timer/counter 0 compare match A. The PB2 pin has to be configured as an output (DDB2 set (one)) to serve this function. The OC0A pin is also the output pin for the PWM mode timer function.

CKOUT - System clock output: The system clock can be output on the PB2 pin. The system clock will be output if the CKOUT fuse is programmed, regardless of the PORTB2 and DDB2 settings. It will also be output during reset.

PCINT10: Pin change interrupt source 10. The PB2 pin can serve as an external interrupt source for pin change interrupt 1.

• Port B, Bit 3 - RESET/dW/PCINT11

RESET: External Reset input is active low and enabled by un-programming ("1") the RST-DISBL fuse. Pull-up is activated and output driver and digital input are deactivated when the pin is used as the RESET pin.

dW: When the debugWIRE enable (DWEN) fuse is programmed and lock bits are un-programmed, the debugWIRE system within the target device is activated. The RESET port pin is configured as a wire-AND (open-drain) bi-directional I/O pin with pull-up enabled and becomes the communication gateway between target and emulator.

PCINT11: Pin change interrupt source 11. The PB3 pin can serve as an external interrupt source for pin change interrupt 1.

Table 12-8 on page 69 and Table 12-9 on page 70 relate the alternate functions of Port B to the overriding signals shown in Figure 12-5 on page 62.

Table 12-8. Overriding Signals for Alternate Functions in PB3..PB2

Signal	PB3/RESET/dW/	
Name	PCINT11	PB2/INT0/OC0A/CKOUT/PCINT10
PUOE	RSTDISBL (1)+ DEBUGWIRE_ENABLE (2)	CKOUT
PUOV	1	0
DDOE	RSTDISBL ⁽¹⁾ + DEBUGWIRE_ENABLE ⁽²⁾	СКОИТ
DDOV	DEBUGWIRE_ENABLE ⁽²⁾ • debugWire Transmit	1'b1
PVOE	RSTDISBL ⁽¹⁾ + DEBUGWIRE_ENABLE ⁽²⁾	CKOUT + OC0A enable
PVOV	0	CKOUT • System Clock + CKOUT • OC0A
PTOE	0	0
DIEOE	RSTDISBL ⁽¹⁾ + DEBUGWIRE_ENABLE ⁽²⁾ + PCINT11 • PCIE1	PCINT10 • PCIE1 + INT0
DIEOV	DEBUGWIRE_ENABLE ⁽²⁾ + (RSTDISBL ⁽¹⁾ • PCINT11 • PCIE1)	PCINT10 • PCIE1 + INT0
DI	dW/PCINT11 Input	INT0/PCINT10 Input
AIO		

- 1. RSTDISBL is 1 when the Fuse is "0" (Programmed).
- 2. DebugWIRE is enabled when DWEN fuse is programmed and lock bits are un-programmed.





 Table 12-9.
 Overriding Signals for Alternate Functions in PB1..PB0

Signal Name	PB1/XTAL2/PCINT9	PB0/XTAL1/PCINT8
PUOE	EXT_OSC (1)	EXT_CLOCK (2) + EXT_OSC(1)
PUOV	0	0
DDOE	EXT_OSC ⁽¹⁾	EXT_CLOCK ⁽²⁾ + EXT_OSC ⁽¹⁾
DDOV	0	0
PVOE	EXT_OSC ⁽¹⁾	EXT_CLOCK ⁽²⁾ + EXT_OSC ⁽¹⁾
PVOV	0	0
PTOE	0	0
DIEOE	EXT_OSC (1)+ PCINT9 • PCIE1	EXT_CLOCK ⁽²⁾ + EXT_OSC ⁽¹⁾ + (PCINT8 • PCIE1)
DIEOV	EXT_OSC ⁽¹⁾ • PCINT9 • PCIE1	(EXT_CLOCK ⁽²⁾ • PWR_DOWN) + (EXT_CLOCK ⁽²⁾ • EXT_OSC ⁽¹⁾ • PCINT8 • PCIE1)
DI	PCINT9 Input	CLOCK/PCINT8 Input
AIO	XTAL2	XTAL1

^{1.} EXT_OSC = crystal oscillator or low frequency crystal oscillator is selected as system clock.

12.4 Register Description

12.4.1 MCUCR – MCU Control Register

Bit 6 BODS PUD SE SM1 SM0 BODSE ISC01 ISC00 **MCUCR** R/W Read/Write R/W R/W R/W R/W R/W R R Initial Value 0 0 0 0 0 0 0 0

• Bit 6 - PUD: Pull-up Disable

When this bit is written to logical one, the pull-ups in the I/O ports are disabled even if the DDxn and PORTxn registers are configured to enable the pull-ups ({DDxn, PORTxn} = 0b01). See "Configuring the Pin" on page 57 for more details about this feature.

12.4.2 PORTA – Port A Data Register

Bit	7	6	5	4	3	2	1	0	
0x1B (0x3B)	PORTA7	PORTA6	PORTA5	PORTA4	PORTA3	PORTA2	PORTA1	PORTA0	PORTA
Read/Write	R/W								
Initial Value	0	0	0	0	0	0	0	0	

^{2.} EXT_CLOCK = external clock is selected as system clock.

12.4.3 DDRA – Port A Data Direction Register

Bit	7	6	5	4	3	2	1	0	_
0x1A (0x3A)	DDA7	DDA6	DDA5	DDA4	DDA3	DDA2	DDA1	DDA0	DDRB
Read/Write	R/W	•							
Initial Value	0	0	0	0	0	0	0	0	

12.4.4 PINA – Port A Input Pins Address

Bit	7	6	5	4	3	2	1	0	_
0x19 (0x39)	PINA7	PINA6	PINA5	PINA4	PINA3	PINA2	PINA1	PINA0	PINB
Read/Write	R/W	_							
Initial Value	0	0	N/A	N/A	N/A	N/A	N/A	N/A	

12.4.5 PORTB – Port B Data Register

Bit	7	6	5	4	3	2	1	0	_
0x18 (0x38)	-	-			PORTB3	PORTB2	PORTB1	PORTB0	PORTB
Read/Write	R	R	R	R	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

12.4.6 DDRB – Port B Data Direction Register

Bit	7	6	5	4	3	2	1	0	
0x17 (0x37)	-	-			DDB3	DDB2	DDB1	DDB0	DDRB
Read/Write	R	R	R	R	R/W	R/W	R/W	R/W	_
Initial Value	0	0	0	0	0	0	0	0	

12.4.7 PINB – Port BInput Pins Address

Bit	7	6	5	4	3	2	1	0	_
0x16 (0x36)	-	-			PINB3	PINB2	PINB1	PINB0	PINB
Read/Write	R	R	R	R	R/W	R/W	R/W	R/W	•
Initial Value	0	0	N/A	N/A	N/A	N/A	N/A	N/A	





13. 8-bit Timer/Counter0 with PWM

13.1 Features


- Two Independent Output Compare Units
- Double Buffered Output Compare Registers
- Clear Timer on Compare Match (Auto Reload)
- Glitch Free, Phase Correct Pulse Width Modulator (PWM)
- Variable PWM Period
- Frequency Generator
- Three Independent Interrupt Sources (TOV0, OCF0A, and OCF0B)

13.2 Overview

Timer/counter 0 is a general purpose 8-bit timer/counter module, with two independent output compare units, and with PWM support. It allows accurate program execution timing (event management) and wave generation.

A simplified block diagram of the 8-bit Timer/Counter is shown in Figure 13-1 on page 72. For the actual placement of I/O pins, refer to Figure 1-1 on page 2. CPU accessible I/O Registers, including I/O bits and I/O pins, are shown in bold. The device-specific I/O Register and bit locations are listed in the "Register Description" on page 84.

Figure 13-1. 8-bit Timer/Counter Block Diagram



13.2.1 Registers

The timer/counter (TCNT0) and output compare registers (OCR0A and OCR0B) are 8-bit registers. Interrupt request (abbreviated to Int.Req. in the figure) signals are all visible in the timer/counter 0 interrupt flag register (TIFR0). All interrupts are individually masked with the timer interrupt mask register (TIMSK0). TIFR0 and TIMSK0 are not shown in the figure.

The Timer/Counter can be clocked internally, via the prescaler, or by an external clock source on the T0 pin. The Clock Select logic block controls which clock source and edge the

Timer/Counter uses to increment (or decrement) its value. The Timer/Counter is inactive when no clock source is selected. The output from the Clock Select logic is referred to as the timer clock (clk_{T0}).

The double buffered Output Compare Registers (OCR0A and OCR0B) is compared with the Timer/Counter value at all times. The result of the compare can be used by the Waveform Generator to generate a PWM or variable frequency output on the Output Compare pins (OC0A and OC0B). See "Output Compare Unit" on page 74 for details. The Compare Match event will also set the Compare Flag (OCF0A or OCF0B) which can be used to generate an Output Compare interrupt request.

13.2.2 Definitions

Many register and bit references in this section are written in general form. A lower case "n" replaces the timer/counter number, in this case 0. A lower case "x" replaces the output compare unit, in this case compare unit A or compare unit B. However, when using the register or bit defines in a program, the precise form must be used, i.e., TCNT0 for accessing timer/counter 0 counter value and so on.

The definitions in Table 13-1 on page 73 are also used extensively throughout the document.

Table 13-1. Definitions

Tubic 10 1.	Delinitions
BOTTOM	The counter reaches the BOTTOM when it becomes 0x00.
MAX	The counter reaches its MAXimum when it becomes 0xFF (decimal 255).
TOP	The counter reaches the TOP when it becomes equal to the highest value in the count sequence. The TOP value can be assigned to be the fixed value 0xFF (MAX) or the value stored in the OCR0A Register. The assignment is dependent on the mode of operation.


13.3 Timer/Counter Clock Sources

The Timer/Counter can be clocked by an internal or an external clock source. The clock source is selected by the Clock Select logic which is controlled by the Clock Select (CS02:0) bits located in the Timer/Counter Control Register (TCCR0B). For details on clock sources and prescaler, see "Timer/Counter Prescaler" on page 120.

13.4 Counter Unit

The main part of the 8-bit Timer/Counter is the programmable bi-directional counter unit. Figure 13-2 on page 73 shows a block diagram of the counter and its surroundings.

Figure 13-2. Counter Unit Block Diagram







Signal description (internal signals):

count Increment or decrement TCNT0 by 1.

direction Select between increment and decrement.

clear Clear TCNT0 (set all bits to zero).

 clk_{T_0} Timer/Counter clock, referred to as clk_{T_0} in the following.

top Signalize that TCNT0 has reached maximum value.

bottom Signalize that TCNT0 has reached minimum value (zero).

Depending on the mode of operation used, the counter is cleared, incremented, or decremented at each timer clock (clk_{T0}). clk_{T0} can be generated from an external or internal clock source, selected by the Clock Select bits (CS02:0). When no clock source is selected (CS02:0 = 0) the timer is stopped. However, the TCNT0 value can be accessed by the CPU, regardless of whether clk_{T0} is present or not. A CPU write overrides (has priority over) all counter clear or count operations.

The counting sequence is determined by the setting of the WGM01 and WGM00 bits located in the timer/counter control register A (TCCR0A) and the WGM02 bit located in the timer/counter control register B (TCCR0B). There are close connections between how the counter behaves (counts) and how waveforms are generated on the output compare output (OC0A). For more details about advanced counting sequences and waveform generation, see "Modes of Operation" on page 77.

The Timer/Counter Overflow Flag (TOV0) is set according to the mode of operation selected by the WGM01:0 bits. TOV0 can be used for generating a CPU interrupt.

13.5 Output Compare Unit

The 8-bit comparator continuously compares TCNT0 with the Output Compare Registers (OCR0A and OCR0B). Whenever TCNT0 equals OCR0A or OCR0B, the comparator signals a match. A match will set the Output Compare Flag (OCF0A or OCF0B) at the next timer clock cycle. If the corresponding interrupt is enabled, the Output Compare Flag generates an Output Compare interrupt. The Output Compare Flag is automatically cleared when the interrupt is executed. Alternatively, the flag can be cleared by software by writing a logical one to its I/O bit location. The Waveform Generator uses the match signal to generate an output according to the operating mode set by the WGM02:0 bits and Compare Output mode (COM0x1:0) bits. The max and bottom signals are used by the Waveform Generator for handling the special cases of the extreme values in some modes of operation. See "Modes of Operation" on page 77.

Figure 13-3 on page 75 shows a block diagram of the Output Compare unit.

OCRnx

TCNTn

= (8-bit Comparator)

OCFnx (Int.Req.)

bottom
FOCn

Waveform Generator
FOCn

OCnx

Figure 13-3. Output Compare Unit, Block Diagram

The OCR0x registers are double buffered when using any of the pulse width modulation (PWM) modes. For the normal and clear timer on compare (CTC) modes of operation, the double buffering is disabled. The double buffering synchronizes the update of the OCR0x compare registers to either top or bottom of the counting sequence. The synchronization prevents the occurrence of odd-length, non-symmetrical PWM pulses, thereby making the output glitch-free.

The OCR0x register access may seem complex, but this is not the case. When the double buffering is enabled, the CPU has access to the OCR0x buffer register, and if double buffering is disabled the CPU will access the OCR0x directly.

13.5.1 Force Output Compare

In non-PWM waveform generation modes, the match output of the comparator can be forced by writing a logical one to the force output compare (0x) bit. Forcing compare match will not set the OCF0x flag or reload/clear the timer, but the OC0x pin will be updated as if a real compare match had occurred (the COM0x1:0 bits settings define whether the OC0x pin is set, cleared, or toggled).

13.5.2 Compare Match Blocking by TCNT0 Write

All CPU write operations to the TCNT0 Register will block any Compare Match that occur in the next timer clock cycle, even when the timer is stopped. This feature allows OCR0x to be initialized to the same value as TCNT0 without triggering an interrupt when the Timer/Counter clock is enabled.





13.5.3 Using the Output Compare Unit

Since writing TCNT0 in any mode of operation will block all compare matches for one timer clock cycle, there are risks involved in changing TCNT0 when using the output compare unit, independently of whether the timer/counter is running or not. If the value written to TCNT0 equals the OCR0x value, the compare match will be missed, resulting in incorrect waveform generation. Similarly, do not write the TCNT0 value equal to bottom when the counter is down-counting.

The setup of the OC0x should be performed before setting the data direction register for the port pin to output. The easiest way of setting the OC0x value is to use the force output compare (0x) strobe bits in normal mode. The OC0x registers keep their values even when changing between waveform generation modes.

Be aware that the COM0x1:0 bits are not double buffered together with the compare value. Changes to the COM0x1:0 bits will take effect immediately.

13.6 Compare Match Output Unit

The Compare Output mode (COM0x1:0) bits have two functions. The Waveform Generator uses the COM0x1:0 bits for defining the Output Compare (OC0x) state at the next Compare Match. Also, the COM0x1:0 bits control the OC0x pin output source. Figure 13-4 on page 76 shows a simplified schematic of the logic affected by the COM0x1:0 bit setting. The I/O registers, I/O bits, and I/O pins in the figure are shown in bold. Only the parts of the general I/O port control registers (DDR and PORT) that are affected by the COM0x1:0 bits are shown. When referring to the OC0x state, the reference is for the internal OC0x register, not the OC0x pin. If a system reset occurs, the OC0x register is reset to "0".

COMnx1 Waveform COMnx0 D Q Generator **FOCn** OCn Pin OCnx D BUS PORT DATA D **DDR** clk_{I/O}

Figure 13-4. Compare Match Output Unit, Schematic

The general I/O port function is overridden by the output compare (OC0x) from the waveform generator if either of the COM0x1:0 bits are set. However, the OC0x pin direction (input or output) is still controlled by the data direction register (DDR) for the port pin. The data direction register bit for the OC0x pin (DDR_OC0x) must be set as output before the OC0x value is visible on the pin. The port override function is independent of the waveform generation mode.

The design of the output compare pin logic allows initialization of the OC0x state before the output is enabled. Note that some COM0x1:0 bit settings are reserved for certain modes of operation, see "Register Description" on page 84

13.6.1 Compare Output Mode and Waveform Generation

The Waveform Generator uses the COM0x1:0 bits differently in Normal, CTC, and PWM modes. For all modes, setting the COM0x1:0 = 0 tells the Waveform Generator that no action on the OC0x Register is to be performed on the next Compare Match. For compare output actions in the non-PWM modes refer to Table 13-2 on page 84. For fast PWM mode, refer to Table 13-3 on page 84, and for phase correct PWM refer to Table 13-4 on page 85.

A change of the COM0x1:0 bit states will have effect at the first compare match after the bits are written. For non-PWM modes, the action can be forced to have immediate effect by using the 0x strobe bits.

13.7 Modes of Operation

The mode of operation, i.e., the behavior of the Timer/Counter and the Output Compare pins, is defined by the combination of the Waveform Generation mode (WGM02:0) and Compare Output mode (COM0x1:0) bits. The Compare Output mode bits do not affect the counting sequence, while the Waveform Generation mode bits do. The COM0x1:0 bits control whether the PWM output generated should be inverted or not (inverted or non-inverted PWM). For non-PWM modes the COM0x1:0 bits control whether the output should be set, cleared, or toggled at a Compare Match (See "Modes of Operation" on page 77).

For detailed timing information refer to Figure 13-8 on page 82, Figure 13-9 on page 82, Figure 13-10 on page 83 and Figure 13-11 on page 83 in "Timer/Counter Timing Diagrams" on page 82.

13.7.1 Normal Mode

The simplest mode of operation is the normal mode (WGM02:0 = 0). In this mode, the counting direction is always up (incrementing), and no counter clear is performed. The counter simply overruns when it passes its maximum 8-bit value (top = 0xFF) and then restarts from the bottom (0x00). In normal operation the timer/counter overflow flag (TOV0) will be set on the same timer clock cycle on which the TCNT0 becomes zero. The TOV0 flag in this case behaves like a ninth bit, except that it is only set, not cleared. However, combined with the timer overflow interrupt that automatically clears the TOV0 flag, the timer resolution can be increased by software. There are no special cases to consider in the normal mode. A new counter value can be written anytime.

The output compare unit can be used to generate interrupts at some given time. Using the output compare to generate waveforms in normal mode is not recommended, since this will occupy too much CPU time.

13.7.2 Clear Timer on Compare Match (CTC) Mode


In clear timer on compare, or CTC, mode (WGM02:0 = 2), the OCR0A register is used to manipulate the counter resolution. In CTC mode, the counter is cleared to zero when the counter value (TCNT0) matches the OCR0A. The OCR0A defines the top value for the counter, hence also its resolution. This mode allows greater control of the compare match output frequency. It also simplifies the operation of counting external events.





The timing diagram for the CTC mode is shown in Figure 13-5 on page 78. The counter value (TCNT0) increases until a Compare Match occurs between TCNT0 and OCR0A, and then counter (TCNT0) is cleared.

Figure 13-5. CTC Mode, Timing Diagram



An interrupt can be generated each time the counter value reaches the top value by using the OCF0A flag. If the interrupt is enabled, the interrupt handler routine can be used for updating the top value. However, changing top to a value close to bottom when the counter is running with no or a low prescaler value must be done with care since the CTC mode does not have the double buffering feature. If the new value written to OCR0A is lower than the current value of TCNT0, the counter will miss the compare match. The counter will then have to count to its maximum value (0xFF) and wrap around starting at 0x00 before the compare match can occur.

For generating a waveform output in CTC mode, the OC0A output can be set to toggle its logical level on each compare match by setting the compare output mode bits to toggle mode (COM0A1:0 = 1). The OC0A value will not be visible on the port pin unless the data direction for the pin is set to output. The waveform generated will have a maximum frequency of $_0 = f_{clk_I/O}/2$ when OCR0A is set to zero (0x00). The waveform frequency is defined by the following equation:

$$f_{OCnx} = \frac{f_{\text{clk_I/O}}}{2 \cdot N \cdot (1 + OCRnx)}$$

The variable N represents the prescale factor (1, 8, 64, 256, or 1024).

As for the normal mode of operation, the TOV0 flag is set on the same timer clock cycle on which the counter counts from max to 0x00.


13.7.3 Fast PWM Mode

The fast pulse width modulation, or fast PWM, mode (WGM02:0 = 3 or 7) provides a high-frequency PWM waveform generation option. The fast PWM mode differs from the other PWM option by its single-slope operation. The counter counts from bottom to top then restarts from bottom. Top is defined as 0xFF when WGM2:0 = 3, and as OCR0A when WGM2:0 = 7. In non-inverting compare output mode, the output compare (OC0x) is cleared on the compare match between TCNT0 and OCR0x, and set at bottom. In inverting compare output mode, the output is set on compare match and cleared at bottom. Due to the single-slope operation, the operating frequency of the fast PWM mode can be twice as high as the phase correct PWM mode that uses dual-slope operation.

This high frequency makes the fast PWM mode well suited for power regulation, rectification, and DAC applications. High frequency allows the use of physically smaller external components (coils, capacitors, etc.), and hence reduces total system cost.

In fast PWM mode, the counter is incremented until the counter value matches the TOP value. The counter is then cleared at the following timer clock cycle. The timing diagram for the fast PWM mode is shown in Figure 13-6 on page 79. The TCNT0 value is in the timing diagram shown as a histogram for illustrating the single-slope operation. The diagram includes non-inverted and inverted PWM outputs. The small horizontal line marks on the TCNT0 slopes represent Compare Matches between OCR0x and TCNT0.

Figure 13-6. Fast PWM Mode, Timing Diagram



The Timer/Counter Overflow Flag (TOV0) is set each time the counter reaches TOP. If the interrupt is enabled, the interrupt handler routine can be used for updating the compare value.

In fast PWM mode, the compare unit allows generation of PWM waveforms on the OC0x pins. Setting the COM0x1:0 bits to two will produce a non-inverted PWM, and an inverted PWM output can be generated by setting the COM0x1:0 bits to three. Setting the COM0A1:0 bits to one allows the AC0A pin to toggle on compare matches if the WGM02 bit is set. This option is not available for the OC0B pin (See Table 13-3 on page 84). The actual OC0x value will only be visible on the port pin if the data direction for the port pin is set as output. The PWM waveform is generated by setting (or clearing) the OC0x register at the compare match between OCR0x and TCNT0, and clearing (or setting) the OC0x register at the timer clock cycle when the counter is cleared (changes from top to bottom).

The PWM frequency for the output can be calculated by the following equation:

$$f_{OCnxPWM} = \frac{f_{clk_l/O}}{N \cdot 256}$$

The variable N represents the prescale factor (1, 8, 64, 256, or 1024)...





The extreme values for the OCR0A register represent special cases when generating a PWM waveform output in the fast PWM mode. If the OCR0A is set equal to bottom, the out- put will be a narrow spike for each max+1 timer clock cycle. Setting the OCR0A equal to max will result in a constantly high or low output (depending on the polarity of the output set by the COM0A1:0 bits).

A frequency (with 50% duty cycle) waveform output in fast PWM mode can be achieved by setting OC0x to toggle its logical level on each compare match (COM0x1:0 = 1). The waveform generated will have a maximum frequency of $_0 = f_{clk_I/O}/2$ when OCR0A is set to zero. This feature is similar to the OC0A toggle in CTC mode, except the double buffer feature of the output compare unit is enabled in the fast PWM mode.

13.7.4 Phase Correct PWM Mode

The phase correct PWM mode (WGM02:0 = 1 or 5) provides a high resolution phase correct PWM waveform generation option. The phase correct PWM mode is based on a dual-slope operation. The counter counts repeatedly from bottom to top and then from top to bottom. Top is defined as 0xFF when WGM2:0 = 1, and as OCR0A when WGM2:0 = 5. In non-inverting compare output mode, the output compare (OC0x) is cleared on the compare match between TCNT0 and OCR0x while up-counting, and set on the compare match while down-counting. In inverting output compare mode, the operation is inverted. The dual-slope operation has lower maximum operation frequency than single slope operation. However, due to the symmetric feature of the dual-slope PWM modes, these modes are preferred for motor control applications.

In phase correct PWM mode the counter is incremented until the counter value matches TOP. When the counter reaches TOP, it changes the count direction. The TCNT0 value will be equal to TOP for one timer clock cycle. The timing diagram for the phase correct PWM mode is shown on Figure 13-7 on page 81. The TCNT0 value is in the timing diagram, which is shown as a histogram for illustrating the dual-slope operation. The diagram includes non-inverted and inverted PWM outputs. The small horizontal lines on the TCNT0 slopes represent compare matches between OCR0x and TCNT0.

TCNTn

OCn (COMnx1:0 = 2)

OCn (COMnx1:0 = 3)

Figure 13-7. Phase Correct PWM Mode, Timing Diagram

The timer/counter overflow flag (TOV0) is set each time the counter reaches bottom. The interrupt flag can be used to generate an interrupt each time the counter reaches the bottom value.

In phase correct PWM mode, the compare unit allows generation of PWM waveforms on the OC0x pins. Setting the COM0x1:0 bits to two will produce a non-inverted PWM. An inverted PWM output can be generated by setting the COM0x1:0 bits to three. Setting the COM0A0 bits to one allows the OC0A pin to toggle on compare matches if the WGM02 bit is set. This option is not available for the OC0B pin (See Table 13-4 on page 85). The actual OC0x value will only be visible on the port pin if the data direction for the port pin is set as output. The PWM waveform is generated by clearing (or setting) the OC0x register at the compare match between OCR0x and TCNT0 when the counter increments, and setting (or clearing) the OC0x register at compare match between OCR0x and TCNT0 when the counter decrements. The PWM frequency for the output when using phase correct PWM can be calculated by the following equation:

$$f_{OCnxPCPWM} = \frac{f_{\text{clk_I/O}}}{N \cdot 510}$$

The variable N represents the prescale factor (1, 8, 64, 256, or 1024).

The extreme values for the OCR0A register represent special cases when generating a PWM waveform output in the phase correct PWM mode. If the OCR0A is set equal to bottom, the output will be continuously low, and if set equal to max the output will be continuously high for non-inverted PWM mode. For inverted PWM, the output will have the opposite logic values.

At the very start of period 2 in Figure 13-7 on page 81 OCn has a transition from high to low even though there is no compare match. The point of this transition is to guarantee symmetry around bottom. There are two cases that give a transition without a compare match.





- OCR0A changes its value from MAX, as in Figure 13-7 on page 81. When the OCR0A value is MAX the OCn pin value is the same as the result of a down-counting Compare Match. To ensure symmetry around BOTTOM the OCn value at MAX must correspond to the result of an up-counting Compare Match.
- The timer starts counting from a value higher than the one in OCR0A, and for that reason misses the compare match and, hence, the OCn change that would have happened on the way up.

13.8 Timer/Counter Timing Diagrams

The timer/counter is a synchronous design, and the timer clock (clkT0) is, therefore, shown as a clock enable signal in the following figures. The figures include information on when interrupt flags are set. Figure 13-8 on page 82 contains timing data for basic timer/counter operation. The figure shows the count sequence close to the max value in all modes other than phase correct PWM mode.

Figure 13-8. Timer/Counter Timing Diagram, no Prescaling




Figure 13-9 on page 82 shows the same timing data, but with the prescaler enabled.

Figure 13-9. Timer/Counter Timing Diagram, with Prescaler (f_{clk I/O}/8)




Figure 13-10 on page 83 shows the setting of OCF0B in all modes and OCF0A in all modes except CTC mode and PWM mode, where OCR0A is TOP.

Figure 13-10. Timer/Counter Timing Diagram, Setting of OCF0x, with Prescaler ($f_{clk_l/O}/8$)





Figure 13-11 on page 83 shows the setting of OCF0A and the clearing of TCNT0 in CTC mode and fast PWM mode where OCR0A is TOP.

Figure 13-11. Timer/Counter Timing Diagram, Clear Timer on Compare Match mode, with Prescaler (f_{clk} $_{l/O}$ /8)







13.9 Register Description

13.9.1 TCCR0A – Timer/Counter Control Register A

Bit	7	6	5	4	3	2	1	0	_
0x30 (0x50)	COM0A1	COM0A0	COM0B1	COM0B0	-	-	WGM01	WGM00	TCCR0A
Read/Write	R/W	R/W	R/W	R/W	R	R	R/W	R/W	•
Initial Value	0	0	0	0	0	0	0	0	

Bits 7:6 – COM0A1:0: Compare Match Output A Mode

These bits control the output compare pin (OC0A) behavior. If one or both of the COM0A1:0 bits are set, the OC0A output overrides the normal port functionality of the I/O pin it is connected to. However, note that the data direction register (DDR) bit corresponding to the OC0A pin must be set in order to enable the output driver.

When OC0A is connected to the pin, the function of the COM0A1:0 bits depends on the WGM02:0 bit setting. Table 13-2 on page 84 shows the COM0A1:0 bit functionality when the WGM02:0 bits are set to a normal or CTC mode (non-PWM).

Table 13-2. Compare Output Mode, non-PWM Mode

COM01	COM00	Description
0	0	Normal port operation, OC0A disconnected.
0	1	Toggle OC0A on Compare Match
1	0	Clear OC0A on Compare Match
1	1	Set OC0A on Compare Match

Table 13-3 on page 84 shows the COM0A1:0 bit functionality when the WGM01:0 bits are set to fast PWM mode.

Table 13-3. Compare Output Mode, Fast PWM Mode⁽¹⁾

COM01	COM00	Description
0	0	Normal port operation, OC0A disconnected.
0	1	WGM02 = 0: Normal Port Operation, OC0A Disconnected. WGM02 = 1: Toggle OC0A on Compare Match.
1	0	Clear OC0A on Compare Match, set OC0A at BOTTOM (non-inverting mode)
1	1	Set OC0A on Compare Match, clear OC0A at BOTTOM (inverting mode)

Note:

A special case occurs when OCR0A equals TOP and COM0A1 is set. In this case, the Compare Match is ignored, but the set or clear is done at BOTTOM. See "Fast PWM Mode" on page 78 for more details.

Table 13-4 on page 85 shows the COM0A1:0 bit functionality when the WGM02:0 bits are set to phase correct PWM mode.

Table 13-4. Compare Output Mode, Phase Correct PWM Mode⁽¹⁾

COM0A1	COM0A0	Description
0	0	Normal port operation, OC0A disconnected.
0	1	WGM02 = 0: Normal Port Operation, OC0A Disconnected. WGM02 = 1: Toggle OC0A on Compare Match.
1	0	Clear OC0A on Compare Match when up-counting. Set OC0A on Compare Match when down-counting.
1	1	Set OC0A on Compare Match when up-counting. Clear OC0A on Compare Match when down-counting.

Note:

A special case occurs when OCR0A equals TOP and COM0A1 is set. In this case, the Compare Match is ignored, but the set or clear is done at TOP. See "Phase Correct PWM Mode" on page 80 for more details.

• Bits 5:4 - COM0B1:0: Compare Match Output B Mode

These bits control the Output Compare pin (OC0B) behavior. If one or both of the COM0B1:0 bits are set, the OC0B output overrides the normal port functionality of the I/O pin it is connected to. However, note that the Data Direction Register (DDR) bit corresponding to the OC0B pin must be set in order to enable the output driver.

When OC0B is connected to the pin, the function of the COM0B1:0 bits depends on the WGM02:0 bit setting. Table 13-2 on page 84 shows the COM0A1:0 bit functionality when the WGM02:0 bits are set to a normal or CTC mode (non-PWM).

Table 13-5. Compare Output Mode, non-PWM Mode

COM01	COM00	Description
0	0	Normal port operation, OC0B disconnected.
0	1	Toggle OC0B on Compare Match
1	0	Clear OC0B on Compare Match
1	1	Set OC0B on Compare Match

Table 13-3 on page 84 shows the COM0B1:0 bit functionality when the WGM02:0 bits are set to fast PWM mode.

Table 13-6. Compare Output Mode, Fast PWM Mode⁽¹⁾

COM01	COM00	Description
0	0	Normal port operation, OC0B disconnected.
0	1	Reserved
1	0	Clear OC0B on Compare Match, set OC0B at BOTTOM (non-inverting mode)
1	1	Set OC0B on Compare Match, clear OC0B at BOTTOM (inverting mode)





Note:

A special case occurs when OCR0B equals TOP and COM0B1 is set. In this case, the Compare Match is ignored, but the set or clear is done at BOTTOM. See "Fast PWM Mode" on page 78 for more details.

Table 13-4 shows the COM0B1:0 bit functionality when the WGM02:0 bits are set to phase correct PWM mode.

Table 13-7. Compare Output Mode, Phase Correct PWM Mode⁽¹⁾

COM0A1	COM0A0	Description
0	0	Normal port operation, OC0B disconnected.
0	1	Reserved
1	0	Clear OC0B on Compare Match when up-counting. Set OC0B on Compare Match when down-counting.
1	1	Set OC0B on Compare Match when up-counting. Clear OC0B on Compare Match when down-counting.

Note:

A special case occurs when OCR0B equals TOP and COM0B1 is set. In this case, the Compare Match is ignored, but the set or clear is done at TOP. See "Phase Correct PWM Mode" on page 80 for more details.

• Bits 3, 2 - Res: Reserved Bits

These bits are reserved bits in the ATtiny24/44/84 and will always read as zero.

• Bits 1:0 - WGM01:0: Waveform Generation Mode

Combined with the WGM02 bit found in the TCCR0B Register, these bits control the counting sequence of the counter, the source for maximum (TOP) counter value, and what type of waveform generation to be used, see Table 13-8 on page 86. Modes of operation supported by the Timer/Counter unit are: Normal mode (counter), Clear Timer on Compare Match (CTC) mode, and two types of Pulse Width Modulation (PWM) modes (see "Modes of Operation" on page 77).

Table 13-8. Waveform Generation Mode Bit Description

Mode	WGM2	WGM1	WGM0	Timer/Counter Mode of Operation	ТОР	Update of OCRx at	TOV Flag Set on ⁽¹⁾
0	0	0	0	Normal	0xFF	Immediate	MAX
1	0	0	1	PWM, Phase Correct	0xFF	TOP	воттом
2	0	1	0	СТС	OCRA	Immediate	MAX
3	0	1	1	Fast PWM	0xFF	воттом	MAX
4	1	0	0	Reserved	_	_	_
5	1	0	1	PWM, Phase Correct	OCRA	TOP	воттом
6	1	1	0	Reserved	_	_	_
7	1	1	1	Fast PWM	OCRA	воттом	TOP

Note:

1. MAX = 0xFF

BOTTOM = 0x00

13.9.2 TCCR0B – Timer/Counter Control Register B

Bit	7	6	5	4	3	2	1	0	_
0x33 (0x53)	FOC0A	FOC0B	-	-	WGM02	CS02	CS01	CS00	TCCR0B
Read/Write	W	W	R	R	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

Bit 7 – FOC0A: Force Output Compare A

The FOC0A bit is only active when the WGM bits specify a non-PWM mode.

However, for ensuring compatibility with future devices, this bit must be set to logical zero when TCCR0B is written when operating in PWM mode. When writing a logical one to the FOC0A bit, an immediate compare match is forced on the waveform generation unit. The OC0A output is changed according to its COM0A1:0 bit settings. Note that the FOC0A bit is implemented as a strobe. Therefore, it is the value present in the COM0A1:0 bits that determines the effect of the forced compare.

A FOC0A strobe will not generate any interrupt, nor will it clear the timer in CTC mode using OCR0A as TOP.

The FOC0A bit is always read as zero.

Bit 6 – FOC0B: Force Output Compare B

The FOC0B bit is only active when the WGM bits specify a non-PWM mode.

However, for ensuring compatibility with future devices, this bit must be set to logical zero when TCCR0B is written when operating in PWM mode. When writing a logical one to the FOC0B bit, an immediate compare match is forced on the waveform generation unit. The OC0B output is changed according to its COM0B1:0 bit settings. Note that the FOC0B bit is implemented as a strobe. Therefore, it is the value present in the COM0B1:0 bits that determines the effect of the forced compare.

A FOC0B strobe will not generate any interrupt, nor will it clear the timer in CTC mode using OCR0B as TOP.

The FOC0B bit is always read as zero.

• Bits 5:4 - Res: Reserved Bits

These bits are reserved bits in the ATtiny24/44/84, and will always read as zero.

Bit 3 – WGM02: Waveform Generation Mode

See the description in the "TCCR0A - Timer/Counter Control Register A" on page 84.

Bits 2:0 – CS02:0: Clock Select

The three Clock Select bits select the clock source to be used by the Timer/Counter.






Table 13-9. Clock Select Bit Description

CS02	CS01	CS00	Description
0	0	0	No clock source (Timer/Counter stopped)
0	0	1	clk _{I/O} /(No prescaling)
0	1	0	clk _{I/O} /8 (From prescaler)
0	1	1	clk _{I/O} /64 (From prescaler)
1	0	0	clk _{I/O} /256 (From prescaler)
1	0	1	clk _{I/O} /1024 (From prescaler)
1	1	0	External clock source on T0 pin. Clock on falling edge.
1	1	1	External clock source on T0 pin. Clock on rising edge.


If external pin modes are used for the Timer/Counter0, transitions on the T0 pin will clock the counter even if the pin is configured as an output. This feature allows software control of the counting.

13.9.3 TCNT0 – Timer/Counter Register




The timer/counter register gives direct access, for both read and write operations, to the timer/counter unit 8-bit counter. Writing to the TCNT0 register blocks (removes) the compare match on the following timer clock. Modifying the counter (TCNT0) while the counter is running, introduces a risk of missing a compare match between TCNT0 and the OCR0x registers.

13.9.4 OCR0A – Output Compare Register A



The Output Compare Register A contains an 8-bit value that is continuously compared with the counter value (TCNT0). A match can be used to generate an Output Compare interrupt, or to generate a waveform output on the OC0A pin.

13.9.5 OCR0B – Output Compare Register B



The Output Compare Register B contains an 8-bit value that is continuously compared with the counter value (TCNT0). A match can be used to generate an Output Compare interrupt, or to generate a waveform output on the OC0B pin.

13.9.6 TIMSK0 - Timer/Counter 0 Interrupt Mask Register

Bit	7	6	5	4	3	2	1	0	
0x39 (0x59)	-	-	-	ı	-	OCIE0B	OCIE0A	TOIE0	TIMSK0
Read/Write	R	R	R	R	R	R/W	R/W	R/W	•
Initial Value	0	0	0	0	0	0	0	0	

• Bits 7..3 - Res: Reserved Bits

These bits are reserved bits in the ATtiny24/44/84 and will always read as zero.

Bit 2- OCIE0B: Timer/Counter 0 Output Compare Match B Interrupt Enable

When the OCIE0B bit is written to one, and the I-bit in the status register is set, the timer/counter 0 compare match B interrupt is enabled. The corresponding interrupt is executed if a compare match in timer/counter occurs, i.e., when the OCF0B bit is set in the timer/counter 0 interrupt flag register (TIFR0).


Bit 1– OCIE0A: Timer/Counter0 Output Compare Match A Interrupt Enable

When the OCIE0A bit is written to one, and the I-bit in the status register is set, the timer/counter 0 compare match A interrupt is enabled. The corresponding interrupt is executed if a compare match in timer/counter 0 occurs, i.e., when the OCF0A bit is set in the timer/counter 0 interrupt flag register (TIFR0).

Bit 0– TOIE0: Timer/Counter0 Overflow Interrupt Enable

When the TOIE0 bit is written to one, and the I-bit in the status register is set, the timer/counter 0 overflow interrupt is enabled. The corresponding interrupt is executed if an overflow in timer/counter 0 occurs, i.e., when the TOV0 bit is set in the timer/counter 0 interrupt flag register (TIFR0).

13.9.7 TIFR0 – Timer/Counter 0 Interrupt Flag Register



Bits 7..3 – Res: Reserved Bits

These bits are reserved bits in the ATtiny24/44/84 and will always read as zero.

Bit 2– OCF0B: Output Compare Flag 0 B

The OCF0B bit is set when a compare match occurs between the timer/counter 0 and the data in OCR0B, the output compare register 0 B. OCF0B is cleared by hardware when executing the corresponding interrupt handling vector. Alternatively, OCF0B is cleared by writing a logical one to the flag. When the I-bit in SREG, OCIE0B (timer/counter compare b match interrupt enable), and OCF0B are set, the timer/counter compare match interrupt is executed.

Bit 1– OCF0A: Output Compare Flag 0 A

The OCF0A bit is set when a compare match occurs between the timer/counter 0 and the data in OCR0A, the output compare register 0 A. OCF0A is cleared by hardware when executing the corresponding interrupt handling vector. Alternatively, OCF0A is cleared by writing a logical one to the flag. When the I-bit in SREG, OCIE0A (timer/counter 0 compare match interrupt enable), and OCF0A are set, the timer/counter 0 compare match interrupt is executed.





• Bit 0- TOV0: Timer/Counter0 Overflow Flag

The bit TOV0 is set when an overflow occurs in timer/counter 0. TOV0 is cleared by hardware when executing the corresponding interrupt handling vector. Alternatively, TOV0 is cleared by writing a logical one to the flag. When the SREG I-bit, TOIE0 (timer/counter 0 overflow interrupt enable), and TOV0 are set, the timer/counter 0 overflow interrupt is executed.

The setting of this flag is dependent of the WGM02:0 bit setting. See Table 13-8 on page 86 and "Waveform Generation Mode Bit Description" on page 86.

14. 16-bit Timer/Counter1

14.1 Features

- True 16-bit Design (i.e., Allows 16-bit PWM)
- Two independent Output Compare Units
- Double Buffered Output Compare Registers
- One Input Capture Unit
- Input Capture Noise Canceler
- Clear Timer on Compare Match (Auto Reload)
- Glitch-free, Phase Correct Pulse Width Modulator (PWM)
- Variable PWM Period
- Frequency Generator
- External Event Counter
- Four independent interrupt Sources (TOV1, OCF1A, OCF1B, and ICF1)

14.2 Overview

The 16-bit Timer/Counter unit allows accurate program execution timing (event management), wave generation, and signal timing measurement.

Most register and bit references in this section are written in general form. A lower case "n" replaces the Timer/Counter number, and a lower case "x" replaces the Output Compare unit channel. However, when using the register or bit defines in a program, the precise form must be used, i.e., TCNT1 for accessing Timer/Counter1 counter value and so on.

A simplified block diagram of the 16-bit Timer/Counter is shown in Figure 14-1 on page 92. For the actual placement of I/O pins, refer to "Pinout Atmel® ATtiny24/44/84" on page 2. CPU accessible I/O Registers, including I/O bits and I/O pins, are shown in bold. The device-specific I/O Register and bit locations are listed in the "Register Description" on page 113.





Count TOVn (Int.Req.) Clear Control Logic Direction $\mathsf{clk}_{\underline{\mathsf{Tn}}}$ Clock Select Edge Tn Detecto TOP воттом (From Prescaler) Timer/Counter **TCNTn** OCnA (Int.Req.) Waveform OCnA Generation **OCRnA OCnB** Fixed (Int.Req.) TOP DATA BUS Values Waveform OCnB Generation **OCRnB** (From Analog Comparator Ouput) ►ICFn (Int.Req.) Edae Noise **ICRn** Detector **ICPn** TCCRn4 **TCCRnB**

Figure 14-1. 16-bit Timer/Counter Block Diagram⁽¹⁾

Note: 1. See Figure 1-1 on page 2 for Timer/Counter1 pin placement and description.

14.2.1 Registers

The timer/counter (TCNT1), output compare registers (OCR1A/B), and input capture register (ICR1) are all 16-bit registers. Special procedures must be followed when accessing the 16-bit registers. These procedures are described in the section "Accessing 16-bit Registers" on page 94. The timer/counter control registers (TCCR1A/B) are 8-bit registers, and have no CPU access restrictions. Interrupt request (abbreviated to Int.Req. in the figure) signals are all visible in the timer interrupt flag register (TIFR). All interrupts are individually masked with the timer interrupt mask register (TIMSK). TIFR and TIMSK are not shown in the figure.

The timer/counter can be clocked internally, via the prescaler, or by an external clock source on the T1 pin. The clock select logic block controls which clock source and edge the timer/counter uses to increment (or decrement) its value. The timer/counter is inactive when no clock source is selected. The output from the clock select logic is referred to as the timer clock (clk_{T_1}).

The double buffered output compare registers (OCR1A/B) are compared with the timer/counter value at all times. The result of the compare can be used by the waveform generator to generate a PWM or variable frequency output on the output compare pin (OC1A/B). See "Output Compare Units" on page 100. The compare match event will also set the compare match flag (OCF1A/B) which can be used to generate an output compare interrupt request.

The input capture register can capture the timer/counter value at a given external (edge-triggered) event on either the input capture pin (ICP1) or on the analog comparator pins (see "Analog Comparator" on page 134). The input capture unit includes a digital filtering unit (noise canceller) for reducing the chance of capturing noise spikes.

The top value, or maximum timer/counter value, can in some modes of operation be defined by either the OCR1A register, the ICR1 register, or by a set of fixed values. When using OCR1A as top value in a PWM mode, the OCR1A register cannot be used for generating a PWM output. However, the top value will in this case be double buffered, allowing the top value to be changed at run time. If a fixed top value is required, the ICR1 register can be used as an alternative, freeing the OCR1A to be used as PWM output.

14.2.2 Definitions

The following definitions are used extensively throughout the section:

воттом	The counter reaches the BOTTOM when it becomes 0x0000.
MAX	The counter reaches its MAXimum when it becomes 0xFFFF (decimal 65535).
ТОР	The counter reaches the TOP when it becomes equal to the highest value in the count sequence. The top value can be assigned to be one of the fixed values: 0x00FF, 0x01FF, or 0x03FF, or to the value stored in the OCR1A or ICR1 register. The assignment is dependent on the mode of operation.

14.2.3 Compatibility

The 16-bit Timer/Counter has been updated and improved from previous versions of the 16-bit Atmel[®] AVR[®] Timer/Counter. This 16-bit Timer/Counter is fully compatible with the earlier version regarding:

- All 16-bit Timer/Counter related I/O Register address locations, including Timer Interrupt Registers.
- Bit locations inside all 16-bit Timer/Counter Registers, including Timer Interrupt Registers.
- Interrupt Vectors.

The following control bits have changed name, but have same functionality and register location:

- PWM10 is changed to WGM10.
- PWM11 is changed to WGM11.
- CTC1 is changed to WGM12.

The following bits are added to the 16-bit Timer/Counter Control Registers:

- 1A and 1B are added to TCCR1A.
- WGM13 is added to TCCR1B.

The 16-bit Timer/Counter has improvements that will affect the compatibility in some special cases.





14.3 Accessing 16-bit Registers

TCNT1, OCR1A/B, and ICR1 are 16-bit registers that can be accessed by the Atmel[®] AVR[®] CPU via the 8-bit data bus. The 16-bit registers must be byte accessed using two read or write operations. Each 16-bit timer has a single 8-bit register for temporary storage of the high byte of the 16-bit access. The same temporary register is shared between all 16-bit registers within each 16-bit timer. Accessing the low byte triggers the 16-bit read or write operation. When the low byte of a 16-bit register is written by the CPU, the high byte stored in the temporary register and the low byte written are both copied into the 16-bit register in the same clock cycle. When the low byte of a 16-bit register is read by the CPU, the high byte of the 16-bit register is copied into the temporary register in the same clock cycle as the low byte is read.

Not all 16-bit accesses use the temporary register for the high byte. Reading the OCR1A/B 16-bit registers does not involve using the temporary register.

To do a 16-bit write, the high byte must be written before the low byte. For a 16-bit read, the low byte must be read before the high byte.

The following code examples show how to access the 16-bit timer registers, assuming that no interrupts updates the temporary register. The same principle can be used directly for accessing the OCR1A/B and ICR1 registers. Note that when using C, the compiler handles the 16-bit access.

```
Assembly Code Examples<sup>(1)</sup>
      ; Set TCNT1 to 0x01FF
      ldi r17,0x01
     ldi r16,0xFF
     out TCNT1H, r17
     out TCNT1L, r16
      ; Read TCNT1 into r17:r16
      in r16,TCNT1L
      in r17, TCNT1H
C Code Examples<sup>(1)</sup>
     unsigned int i;
      /* Set TCNT1 to 0x01FF */
     TCNT1 = 0x1FF:
      /* Read TCNT1 into i */
      i = TCNT1;
      . . .
```

Note: 1. See "About Code Examples" on page 6.

The assembly code example returns the TCNT1 value in the r17:r16 register pair.

It is important to notice that accessing 16-bit registers are atomic operations. If an interrupt occurs between the two instructions accessing the 16-bit register and the interrupt code updates the temporary register by accessing the same or any of the other 16-bit timer registers, then the result of the access outside the interrupt will be corrupted. Therefore, when both the main code and the interrupt code update the temporary register, the main code must disable the interrupts during the 16-bit access.

The following code examples show how to do an atomic read of the TCNT1 Register contents. Reading any of the OCR1A/B or ICR1 Registers can be done by using the same principle.

```
Assembly Code Example(1)
   TIM16_ReadTCNT1:
     ; Save global interrupt flag
     in r18, SREG
     ; Disable interrupts
     cli
     ; Read TCNT1 into r17:r16
     in r16,TCNT1L
     in r17,TCNT1H
     ; Restore global interrupt flag
     out SREG, r18
     ret
C Code Example<sup>(1)</sup>
   unsigned int TIM16_ReadTCNT1( void )
     unsigned char sreg;
     unsigned int i;
     /* Save global interrupt flag */
     sreg = SREG;
     /* Disable interrupts */
     _CLI();
     /* Read TCNT1 into i */
     i = TCNT1;
     /* Restore global interrupt flag */
     SREG = sreg;
     return i;
```

Note: 1. See "About Code Examples" on page 6.

The assembly code example returns the TCNT1 value in the r17:r16 register pair.





The following code examples show how to do an atomic write of the TCNT1 Register contents. Writing any of the OCR1A/B or ICR1 Registers can be done by using the same principle.

```
Assembly Code Example<sup>(1)</sup>
   TIM16_WriteTCNT1:
     ; Save global interrupt flag
     in r18, SREG
     ; Disable interrupts
     ; Set TCNT1 to r17:r16
     out TCNT1H, r17
     out TCNT1L, r16
     ; Restore global interrupt flag
     out SREG, r18
     ret
C Code Example(1)
   void TIM16_WriteTCNT1( unsigned int i )
     unsigned char sreg;
     unsigned int i;
     /* Save global interrupt flag */
     sreg = SREG;
     /* Disable interrupts */
     _CLI();
     /* Set TCNT1 to i */
```

Note: 1. See "About Code Examples" on page 6.

/* Restore global interrupt flag */

TCNT1 = i;

SREG = sreg;

The assembly code example requires that the r17:r16 register pair contains the value to be written to TCNT1.

14.3.1 Reusing the Temporary High Byte Register

}

If when writing to more than one 16-bit register the high byte is the same for all registers written, then the high byte only needs to be written once. However, note that the same rule of atomic operation described previously also applies in this case.


14.4 Timer/Counter Clock Sources

The timer/counter can be clocked by an internal or an external clock source. The clock source is selected by the clock select logic which is controlled by the clock select (CS12:0) bits located in the timer/counter control register B (TCCR1B). For details on clock sources and prescaler, see "Timer/Counter Prescaler" on page 120.

14.5 Counter Unit

The main part of the 16-bit Timer/Counter is the programmable 16-bit bi-directional counter unit. Figure 14-2 on page 97 shows a block diagram of the counter and its surroundings.

Figure 14-2. Counter Unit Block Diagram



Signal description (internal signals):

Count Increment or decrement TCNT1 by 1.

Direction Select between increment and decrement.

Clear TCNT1 (set all bits to zero).

clk_{T1} Timer/Counter clock.

TOP Signal that TCNT1 has reached maximum value.

BOTTOM Signal that TCNT1 has reached minimum value (zero).

The 16-bit counter is mapped into two 8-bit I/O memory locations: counter high (TCNT1H) containing the upper eight bits of the counter, and counter low (TCNT1L) containing the lower eight bits. The TCNT1H register can only be indirectly accessed by the CPU. When the CPU does an access to the TCNT1H I/O location, the CPU accesses the high byte temporary register (TEMP). The temporary register is updated with the TCNT1H value when TCNT1L is read, and TCNT1H is updated with the temporary register value when TCNT1L is written. This allows the CPU to read or write the entire 16-bit counter value within one clock cycle via the 8-bit data bus. It is important to notice that there are special cases of writing to the TCNT1 register when the counter is counting that will give unpredictable results. The special cases are described in the sections where they are of importance.

Depending on the mode of operation used, the counter is cleared, incremented, or decremented at each timer clock (clkT1). The clkT1 can be generated from an external or internal clock source, selected by the clock select bits (CS12:0). When no clock source is selected (CS12:0 = 0,) the timer is stopped. However, the TCNT1 value can be accessed by the CPU independently of whether clkT1 is present or not. A CPU write overrides (has priority over) all counter clear or count operations.

The counting sequence is determined by the setting of the waveform generation mode bits (WGM13:0) located in timer/counter control registers A and B (TCCR1A and TCCR1B). There are close connections between how the counter behaves (counts) and how waveforms are generated on the output compare outputs (OC1x). For more details about advanced counting sequences and waveform generation, see "Modes of Operation" on page 103.





The Timer/Counter Overflow Flag (TOV1) is set according to the mode of operation selected by the WGM13:0 bits. TOV1 can be used for generating a CPU interrupt.

14.6 Input Capture Unit

The timer/counter incorporates an input capture unit that can capture external events and give them a time stamp indicating time of occurrence. The external signal indicating an event, or multiple events, can be applied via the ICP1 pin or, alternatively, via the analog comparator unit. The time stamps can then be used to calculate frequency, duty cycle, and other features of the signal applied. Alternatively, the time stamps can be used for creating a log of the events.

The input capture unit is illustrated by the block diagram shown in Figure 14-3 on page 98. The elements of the block diagram that are not directly a part of the input capture unit are shaded gray. The small "n" in register and bit names indicates the timer/counter number.

DATA BUS (8-bit) TEMP (8-bit) ICRnH (8-bit) ICRnL (8-bit) TCNTnH (8-bit) TCNTnL (8-bit) WRITE ICRn (16-bit Register) TCNTn (16-bit Counter) ACO³ ACIC* ICNC **ICES** Analog Comparator Noise Edge ► ICFn (Int.Reg.) ICPn

Figure 14-3. Input Capture Unit Block Diagram

When a change of the logic level (an event) occurs on the input capture pin (ICP1), or alternatively on the analog comparator output (ACO), and this change conforms to the setting of the edge detector, a capture will be triggered. When a capture is triggered, the 16-bit value of the counter (TCNT1) is written to the input capture register (ICR1). The input capture flag (ICF1) is set at the same system clock as the TCNT1 value is copied into ICR1 register. If enabled (ICIE1 = 1), the input capture flag generates an input capture interrupt. The ICF1 flag is automatically cleared when the interrupt is executed. Alternatively, the ICF1 flag can be cleared by software by writing a logical one to its I/O bit location.

Reading the 16-bit value in the input capture register (ICR1) is done by first reading the low byte (ICR1L) and then the high byte (ICR1H). When the low byte is read, the high byte is copied into the high byte temporary register (TEMP). When the CPU reads the ICR1H I/O location, it will access the TEMP register.

The ICR1 register can only be written when using a waveform generation mode that utilizes the ICR1 register for defining the counter's top value. In these cases the waveform generation mode (WGM13:0) bits must be set before the top value can be written to the ICR1 register. When writing the ICR1 register, the high byte must be written to the ICR1H I/O location before the low byte is written to ICR1L.

For more information on how to access the 16-bit registers refer to "Accessing 16-bit Registers" on page 94.

14.6.1 Input Capture Trigger Source

The main trigger source for the input capture unit is the input capture pin (ICP1). Timer/counter 1 can alternatively use the analog comparator output as trigger source for the input capture unit. The analog comparator is selected as trigger source by setting the analog comparator input capture (ACIC) bit in the analog comparator control and status register (ACSR). Be aware that changing the trigger source can trigger a capture. The input capture flag must, therefore, be cleared after the change.

Both the input capture pin (ICP1) and the analog comparator output (ACO) are sampled using the same technique as for the T1 pin (Figure 15-1 on page 120). The edge detector is also identical. However, when the noise canceller is enabled, additional logic is inserted before the edge detector, which increases the delay by four system clock cycles. Note that the inputs of the noise canceller and edge detector are always enabled unless the timer/counter is set in a waveform generation mode that uses ICR1 to define top.

An input capture can be triggered by software by controlling the port of the ICP1 pin.

14.6.2 Noise Canceller

The noise canceller improves noise immunity by using a simple digital filtering scheme. The noise canceller input is monitored over four samples, and all four must be equal to change the output, which in turn is used by the edge detector.

The noise canceller is enabled by setting the input capture noise canceller (ICNC1) bit in timer/counter control register B (TCCR1B). When enabled, the noise canceller introduces an additional four system clock cycles of delay between a change applied to the input and the update of the ICR1 register. The noise canceller uses the system clock, and is, therefore, not affected by the prescaler.

14.6.3 Using the Input Capture Unit

The main challenge when using the input capture unit is to assign enough processor capacity for handling the incoming events. The time between two events is critical. If the processor has not read the captured value in the ICR1 register before the next event occurs, the ICR1 will be overwritten with a new value. In this case the result of the capture will be incorrect.

When using the input capture interrupt, the ICR1 register should be read as early in the interrupt handler routine as possible. Even though the input capture interrupt has relatively high priority, the maximum interrupt response time is dependent on the maximum number of clock cycles it takes to handle any of the other interrupt requests.

Using the input capture unit in any mode of operation when the top value (resolution) is actively changed during operation is not recommended.





Measurement of an external signal's duty cycle requires that the trigger edge be changed after each capture. Changing the edge sensing must be done as early as possible after the ICR1 register has been read. After a change of the edge, the input capture flag (ICF1) must be cleared by software (writing a logical one to the I/O bit location). For measuring frequency only, the clearing of the ICF1 flag is not required (if an interrupt handler is used).

14.7 Output Compare Units

The 16-bit comparator continuously compares TCNT1 with the output compare register (OCR1x). If TCNT equals OCR1x, the comparator signals a match. A match will set the output compare flag (OCF1x) at the next timer clock cycle. If enabled (OCIE1x = 1), the output compare flag generates an output compare interrupt. The OCF1x flag is automatically cleared when the interrupt is executed. Alternatively the OCF1x flag can be cleared by software by writing a logical one to its I/O bit location. The waveform generator uses the match signal to generate an output according to the operating mode set by the waveform generation mode (WGM13:0) bits and compare output mode (COM1x1:0) bits. The top and bottom signals are used by the waveform generator for handling the special cases of the extreme values in some modes of operation ("Modes of Operation" on page 103).

A special feature of Output Compare unit A allows it to define the Timer/Counter TOP value (i.e., counter resolution). In addition to the counter resolution, the TOP value defines the period time for waveforms generated by the Waveform Generator.

Figure 14-4 on page 100 shows a block diagram of the output compare unit. The small "n" in the register and bit names indicates the device number (n = 1 for timer/counter 1), and the "x" indicates output compare unit (A/B). The elements of the block diagram that are not directly a part of the output compare unit are shaded gray.




Figure 14-4. Output Compare Unit, Block Diagram

The OCR1x register is double buffered when using any of the twelve pulse width modulation (PWM) modes. For the normal and clear timer on compare (CTC) modes of operation, the double buffering is disabled. The double buffering synchronizes the update of the OCR1x compare register to either top or bottom of the counting sequence. The synchronization prevents the occurrence of odd-length, non-symmetrical PWM pulses, thereby making the output glitch-free.

The OCR1x register access may seem complex, but this is not the case. When the double buffering is enabled, the CPU has access to the OCR1x buffer register, and if double buffering is disabled the CPU will access the OCR1x directly. The content of the OCR1x (buffer or compare) register is changed only by a write operation (the timer/counter does not update this register automatically as it does for the TCNT1 and ICR1 registers). Therefore, OCR1x is not read via the high byte temporary register (TEMP). However, it is a good practice to read the low byte first, as when accessing other 16-bit registers. Writing the OCR1x registers must be done via the TEMP register because the compare of all 16 bits is done continuously. The high byte (OCR1xH) has to be written first. When the high byte I/O location is written by the CPU, the TEMP register will be updated by the value written. Then when the low byte (OCR1xL) is written to the lower eight bits, the high byte will be copied into the upper 8-bits of either the OCR1x buffer or the OCR1x compare register in the same system clock cycle.

For more information of how to access the 16-bit registers, refer to "Accessing 16-bit Registers" on page 94.

14.7.1 Force Output Compare

In non-PWM waveform generation modes, the match output of the comparator can be forced by writing a logical one to the Force Output Compare (1x) bit. Forcing compare match will not set the OCF1x flag or reload/clear the timer, but the OC1x pin will be updated as if a real compare match had occurred (the COM11:0 bit settings define whether the OC1x pin is set, cleared or toggled).

14.7.2 Compare Match Blocking by TCNT1 Write

All CPU writes to the TCNT1 Register will block any compare match that occurs in the next timer clock cycle, even when the timer is stopped. This feature allows OCR1x to be initialized to the same value as TCNT1 without triggering an interrupt when the Timer/Counter clock is enabled.

14.7.3 Using the Output Compare Unit

Because writing TCNT1 in any mode of operation will block all compare matches for one timer clock cycle, there are risks involved in changing TCNT1 when using any of the output compare channels, independent of whether the timer/counter is running or not. If the value written to TCNT1 equals the OCR1x value, the compare match will be missed, resulting in incorrect waveform generation. Do not write the TCNT1 equal to top in PWM modes with variable top values. The compare match for the top will be ignored, and the counter will continue to 0xFFFF. Similarly, do not write the TCNT1 value equal to bottom when the counter is down-counting.

The setup of the OC1x should be performed before setting the data direction register for the port pin to output. The easiest way of setting the OC1x value is to use the force output compare (1x) strobe bits in normal mode. The OC1x register keeps its value even when changing between waveform generation modes.






Be aware that the COM1x1:0 bits are not double buffered together with the compare value. Changing the COM1x1:0 bits will take effect immediately.

14.8 Compare Match Output Unit

The Compare Output mode (COM1x1:0) bits have two functions. The Waveform Generator uses the COM1x1:0 bits for defining the Output Compare (OC1x) state at the next compare match. Secondly the COM1x1:0 bits control the OC1x pin output source. Figure 14-5 on page 102 shows a simplified schematic of the logic affected by the COM1x1:0 bit settings. The I/O registers, I/O bits, and I/O pins in the figure are shown in bold. Only the parts of the general I/O port control registers (DDR and PORT) that are affected by the COM1x1:0 bits are shown. When referring to the OC1x state, the reference is for the internal OC1x register, not the OC1x pin. If a system reset occurs, the OC1x register is reset to "0".

Figure 14-5. Compare Match Output Unit, Schematic



The general I/O port function is overridden by the Output Compare (OC1x) from the Waveform Generator if either of the COM1x1:0 bits are set. However, the OC1x pin direction (input or output) is still controlled by the *Data Direction Register* (DDR) for the port pin. The Data Direction Register bit for the OC1x pin (DDR_OC1x) must be set as output before the OC1x value is visible on the pin. The port override function is generally independent of the Waveform Generation mode, but there are some exceptions. See Table 14-1 on page 113, Table 14-2 on page 113 and Table 14-3 on page 114 for details.

The design of the Output Compare pin logic allows initialization of the OC1x state before the output is enabled. Note that some COM1x1:0 bit settings are reserved for certain modes of operation. See "Register Description" on page 113

The COM1x1:0 bits have no effect on the Input Capture unit.

14.8.1 Compare Output Mode and Waveform Generation

The Waveform Generator uses the COM1x1:0 bits differently in normal, CTC, and PWM modes. For all modes, setting the COM1x1:0 = 0 tells the Waveform Generator that no action on the OC1x Register is to be performed on the next compare match. For compare output actions in the non-PWM modes refer to Table 14-1 on page 113. For fast PWM mode refer to Table 14-2 on page 113, and for phase correct and phase and frequency correct PWM refer to Table 14-3 on page 114.

A change of the COM1x1:0 bit states will have an effect at the first compare match after the bits are written. For non-PWM modes, the action can be forced to have immediate effect by using the 1x strobe bits.

14.9 Modes of Operation

The mode of operation, i.e., the behavior of the timer/counter and the output compare pins, is defined by the combination of the waveform generation mode (WGM13:0) and compare output mode (COM1x1:0) bits. The compare output mode bits do not affect the counting sequence, while the waveform generation mode bits do. The COM1x1:0 bits control whether the PWM output generated should be inverted or not (inverted or non-inverted PWM). For non-PWM modes, the COM1x1:0 bits control whether the output should be set, cleared or toggle at a compare match ("Compare Match Output Unit" on page 102)

For detailed timing information refer to "Timer/Counter Timing Diagrams" on page 110.

14.9.1 Normal Mode

The simplest mode of operation is the normal mode (WGM13:0 = 0). In this mode the counting direction is always up (incrementing), and no counter clear is performed. The counter simply overruns when it passes its maximum 16-bit value (max = 0xFFFF), and then restarts from the bottom (0x0000). In normal operation, the timer/counter overflow flag (TOV1) will be set on the same timer clock cycle on which the TCNT1 becomes zero. The TOV1 flag in this case behaves like a 17th bit, except that it is only set, not cleared. However, when combined with the timer overflow interrupt that automatically clears the TOV1 flag, the timer resolution can be increased by software. There are no special cases to consider in the normal mode. A new counter value can be written anytime.

The input capture unit is easy to use in normal mode. However, observe that the maximum interval between the external events must not exceed the resolution of the counter. If the interval between events is too long, the timer overflow interrupt or the prescaler must be used to extend the resolution for the capture unit.

The output compare units can be used to generate interrupts at some given time. Using the output compare to generate waveforms in normal mode is not recommended because this will occupy too much CPU time.

14.9.2 Clear Timer on Compare Match (CTC) Mode


In clear timer on compare, or CTC, mode (WGM13:0 = 4 or 12), the OCR1A or ICR1 register is used to manipulate the counter resolution. In CTC mode, the counter is cleared to zero when the counter value (TCNT1) matches either OCR1A (WGM13:0 = 4) or ICR1 (WGM13:0 = 12). OCR1A or ICR1 define the top value for the counter, and hence also its resolution. This mode allows greater control of the compare match output frequency. It also simplifies the operation of counting external events.





The timing diagram for the CTC mode is shown in Figure 14-6 on page 104. The counter value (TCNT1) increases until a compare match occurs with either OCR1A or ICR1, and then counter (TCNT1) is cleared.

Figure 14-6. CTC Mode, Timing Diagram



An interrupt can be generated each time the counter value reaches the top value by either using the OCF1A or ICF1 flag according to the register used to define the top value. If the interrupt is enabled, the interrupt handler routine can be used for updating the top value. However, changing the top to a value close to bottom when the counter is running with no or a low prescaler value must be done with care because the CTC mode does not have the double buffering feature. If the new value written to OCR1A or ICR1 is lower than the current value of TCNT1, the counter will miss the compare match. The counter will then have to count to its maximum value (0xFFFF) and wrap around starting at 0x0000 before the compare match can occur. In many cases this feature is not desirable. An alternative will then be to use the fast PWM mode, using OCR1A for defining top (WGM13:0 = 15) because OCR1A then will be double buffered.

For generating a waveform output in CTC mode, the OC1A output can be set to toggle its logical level on each compare match by setting the compare output mode bits to toggle mode (COM1A1:0 = 1). The OC1A value will not be visible on the port pin unless the data direction for the pin is set to output (DDR_OC1A = 1). The waveform generated will have a maximum frequency of $_{1A} = f_{clk_I/O}/2$ when OCR1A is set to zero (0x0000). The waveform frequency is defined by the following equation:

$$f_{OCnA} = \frac{f_{\text{clk_I/O}}}{2 \cdot N \cdot (1 + OCRnA)}$$

The variable N represents the prescaler factor (1, 8, 64, 256, or 1024).

As for the normal mode of operation, the TOV1 flag is set on the same timer clock cycle on which the counter counts from max to 0x0000.

14.9.3 Fast PWM Mode

The fast pulse width modulation, or fast PWM, mode (WGM13:0 = 5, 6, 7, 14, or 15) provides a high-frequency PWM waveform generation option. The fast PWM differs from the other PWM options by its single-slope operation. The counter counts from bottom to top then restarts from bottom.

In non-inverting compare output mode, the output compare (OC1x) is cleared on the compare match between TCNT1 and OCR1x, and set at bottom. In inverting compare output mode, output is set on compare match and cleared at bottom.

Due to the single-slope operation, the operating frequency of the fast PWM mode can be twice as high as the phase correct and phase and frequency correct PWM modes that use dual-slope operation. This high frequency makes the fast PWM mode well suited for power regulation, rectification, and DAC applications. High frequency allows the use of physically smaller external components (coils, capacitors, etc.), and hence reduces total system cost.


The PWM resolution for fast PWM can be fixed to 8, 9, or 10 bits, or defined by either ICR1 or OCR1A. The minimum resolution allowed is 2 bits (ICR1 or OCR1A set to 0x0003), and the maximum resolution is 16 bits (ICR1 or OCR1A set to MAX). The PWM resolution in bits can be calculated by using the following equation:

:

$$R_{FPWM} = \frac{\log(TOP + 1)}{\log(2)}$$

In fast PWM mode the counter is incremented until the counter value matches either one of the fixed values 0x00FF, 0x01FF, or 0x03FF (WGM13:0 = 5, 6, or 7), the value in ICR1 (WGM13:0 = 14), or the value in OCR1A (WGM13:0 = 15). The counter is then cleared at the following timer clock cycle. The timing diagram for the fast PWM mode is shown in Figure 14-7 on page 105. The figure shows fast PWM mode when OCR1A or ICR1 is used to define top. The TCNT1 value in the timing diagram is shown as a histogram for illustrating the single-slope operation. The diagram includes non-inverted and inverted PWM outputs. The small horizontal lines on the TCNT1 slopes represent compare matches between OCR1x and TCNT1. The OC1x interrupt flag will be set when a compare match occurs.

Figure 14-7. Fast PWM Mode, Timing Diagram



The timer/counter overflow flag (TOV1) is set each time the counter reaches top. In addition, the OC1A or ICF1 flag is set on the same timer clock cycle on which TOV1 is set when either OCR1A or ICR1 is used for defining the top value. If one of the interrupts are enabled, the interrupt handler routine can be used for updating the top and compare values.





When changing the top value, the program must ensure that the new top value is higher or equal to the value of all of the compare registers. If the top value is lower than any of the compare registers, a compare match will never occur between TCNT1 and OCR1x. Note that when using fixed top values, the unused bits are masked to zero when any of the OCR1x Registers are written

The procedure for updating ICR1 differs from that for updating OCR1A when used for defining the top value. The ICR1 register is not double buffered. This means that if ICR1 is changed to a low value when the counter is running with no or a low prescaler value, there is a risk that the new ICR1 value written is lower than the current value of TCNT1. The result will then be that the counter will miss the compare match at the top value. The counter will then have to count to the max value (0xFFFF) and wrap around starting at 0x0000 before the compare match can occur. The OCR1A register, however, is double buffered. This feature allows the OCR1A I/O location to be written anytime. When the OCR1A I/O location is written, the value written will be put into the OCR1A buffer register. The OCR1A compare register will then be updated with the value in the buffer register at the next timer clock cycle when TCNT1 matches top. The update is done on the same timer clock cycle on which TCNT1 is cleared and the TOV1 flag is set.

Using the ICR1 register for defining top works well when using fixed top values. By using ICR1, the OCR1A register is free to be used for generating a PWM output on OC1A. However, if the base PWM frequency is actively changed (by changing the top value), using the OCR1A as top is clearly a better choice due to its double buffer feature.

In fast PWM mode, the compare units allow generation of PWM waveforms on the OC1x pins. Setting the COM1x1:0 bits to two will produce a non-inverted PWM, and an inverted PWM output can be generated by setting the COM1x1:0 to three (see Table 14-2 on page 113). The actual OC1x value will only be visible on the port pin if the data direction for the port pin is set as output (DDR_OC1x). The PWM waveform is generated by setting (or clearing) the OC1x register at the compare match between OCR1x and TCNT1, and clearing (or setting) the OC1x register on the timer clock cycle on which the counter is cleared (changes from top to bottom).

The PWM frequency for the output can be calculated by the following equation:

$$f_{OCnxPWM} = \frac{f_{\text{clk_I/O}}}{N \cdot (1 + TOP)}$$

The variable N represents the prescaler divider (1, 8, 64, 256, or 1024).

The extreme values for the OCR1x register represent special cases when generating a PWM waveform output in the fast PWM mode. If the OCR1x is set equal to bottom (0x0000), the output will be a narrow spike for each top+1 timer clock cycle. Setting OCR1x equal to top will result in a constant high or low output (depending on the polarity of the output set by the COM1x1:0 bits.)

A frequency waveform output (with 50% duty cycle) in fast PWM mode can be achieved by setting OC1A to toggle its logical level on each compare match (COM1A1:0 = 1). The waveform generated will have a maximum frequency of $_{1A} = f_{clk_I/O}/2$ when OCR1A is set to zero (0x0000). This feature is similar to the OC1A toggle in CTC mode, except the double buffer feature of the output compare unit is enabled in the fast PWM mode.

14.9.4 Phase Correct PWM Mode

The phase correct pulse width modulation, or phase correct PWM, mode (WGM13:0 = 1, 2, 3, 10, or 11) provides a high-resolution phase correct PWM waveform generation option. The phase correct PWM mode is, like the phase and frequency correct PWM mode, based on a dual-slope operation. The counter counts repeatedly from bottom (0x0000) to top and then from top to bottom.


In non-inverting compare output mode, the output compare (OC1x) is cleared on the compare match between TCNT1 and OCR1x while up-counting, and set on the compare match while down-counting. In inverting output compare mode, the operation is inverted. The dual-slope operation has lower maximum operation frequency than single-slope operation. However, due to the symmetric feature of the dual-slope PWM modes, these modes are preferred for motor control applications.

The PWM resolution for the phase correct PWM mode can be fixed to 8, 9, or 10 bits, or defined by either ICR1 or OCR1A. The minimum resolution allowed is 2 bits (ICR1 or OCR1A set to 0x0003), and the maximum resolution is 16 bits (ICR1 or OCR1A set to max). The PWM resolution in bits can be calculated by using the following equation:

$$R_{PCPWM} = \frac{\log(TOP + 1)}{\log(2)}$$

In phase correct PWM mode, the counter is incremented until the counter value matches either one of the fixed values 0x00FF, 0x01FF, or 0x03FF (WGM13:0 = 1, 2, or 3), the value in ICR1 (WGM13:0 = 10), or the value in OCR1A (WGM13:0 = 11). The counter has then reached the top, and changes the count direction. The TCNT1 value will be equal to top for one timer clock cycle. The timing diagram for the phase correct PWM mode is shown on Figure 14-8 on page 107. The figure shows phase correct PWM mode when OCR1A or ICR1 is used to define top. The TCNT1 value in the timing diagram is shown as a histogram for illustrating the dual-slope operation. The diagram includes non-inverted and inverted PWM outputs. The small horizontal lines on the TCNT1 slopes represent compare matches between OCR1x and TCNT1. The OC1x interrupt flag will be set when a compare match occurs.

Figure 14-8. Phase Correct PWM Mode, Timing Diagram





The timer/counter overflow flag (TOV1) is set each time the counter reaches bottom. When either OCR1A or ICR1 is used for defining the TOP value, the OC1A or ICF1 flag is set accordingly on the same timer clock cycle on which the OCR1x registers are updated with the double buffer value (at top). The interrupt flags can be used to generate an interrupt each time the counter reaches the top or bottom value.

When changing the top value, the program must ensure that the new top value is higher or equal to the value of all of the compare registers. If the top value is lower than any of the compare registers, a compare match will never occur between TCNT1 and OCR1x. Note that when using fixed top values, the unused bits are masked to zero when any of the OCR1x registers are written. As the third period shown in Figure 14-8 on page 107 illustrates, changing the top actively while the timer/counter is running in the phase correct mode can result in an asymmetrical output. The reason for this can be found in the time of update of the OCR1x register. Since the OCR1x update occurs at top, the PWM period starts and ends at top. This implies that the length of the falling slope is determined by the previous top value, while the length of the rising slope is determined by the new top value. When these two values differ, the two slopes of the period will differ in length. The difference in length gives the asymmetrical result on the output.

It is recommended to use the phase and frequency correct mode instead of the phase correct mode when changing the top value while the timer/counter is running. When using a static top value, there are practically no differences between the two modes of operation.

In phase correct PWM mode, the compare units allow generation of PWM waveforms on the OC1x pins. Setting the COM1x1:0 bits to two will produce a non-inverted PWM, and an inverted PWM output can be generated by setting the COM1x1:0 to three (See Table 14-3 on page 114). The actual OC1x value will only be visible on the port pin if the data direction for the port pin is set as output (DDR_OC1x). The PWM waveform is generated by setting (or clearing) the OC1x register at the compare match between OCR1x and TCNT1 when the counter increments, and clearing (or setting) the OC1x register at compare match between OCR1x and TCNT1 when the counter decrements. The PWM frequency for the output when using phase correct PWM can be calculated by the following equation:

$$f_{OCnxPCPWM} = \frac{f_{\text{clk_I/O}}}{2 \cdot N \cdot TOP}$$

The variable N represents the prescaler divider (1, 8, 64, 256, or 1024).

The extreme values for the OCR1x register represent special cases when generating a PWM waveform output in the phase correct PWM mode. If the OCR1x is set equal to bottom, the output will be continuously low, and if set equal to top, the output will be continuously high for non-inverted PWM mode. For inverted PWM the output will have the opposite logic values.

14.9.5 Phase and Frequency Correct PWM Mode

The phase and frequency correct pulse width modulation, or phase and frequency correct PWM, mode (WGM13:0 = 8 or 9) provides a high-resolution phase and frequency correct PWM waveform generation option. The phase and frequency correct PWM mode is, like the phase correct PWM mode, based on a dual-slope operation. The counter counts repeatedly from bottom (0x0000) to top and then from top to bottom. In non-inverting compare output mode, the output compare (OC1x) is cleared on the compare match between TCNT1 and OCR1x while up-counting, and set on the compare match while down-counting.

In inverting compare output mode, the operation is inverted. The dual-slope operation gives a lower maximum operation frequency compared to the single-slope operation. However, due to the symmetric feature of the dual-slope PWM modes, these modes are preferred for motor control applications.


The main difference between the phase correct, and the phase and frequency correct PWM mode is the time the OCR1x register is updated by the OCR1x buffer register (see Figure 14-8 on page 107 and Figure 14-9 on page 109).

The PWM resolution for the phase and frequency correct PWM mode can be defined by either ICR1 or OCR1A. The minimum resolution allowed is 2 bits (ICR1 or OCR1A set to 0x0003), and the maximum resolution is 16 bits (ICR1 or OCR1A set to max). The PWM resolution in bits can be calculated using the following equation:

$$R_{PFCPWM} = \frac{\log(TOP + 1)}{\log(2)}$$

In phase and frequency correct PWM mode, the counter is incremented until the counter value matches either the value in ICR1 (WGM13:0 = 8), or the value in OCR1A (WGM13:0 = 9). The counter has then reached the top, and changes the count direction. The TCNT1 value will be equal to top for one timer clock cycle. The timing diagram for the phase and frequency correct PWM mode is shown on Figure 14-9 on page 109. The figure shows phase and frequency correct PWM mode when OCR1A or ICR1 is used to define top. The TCNT1 value in the timing diagram is shown as a histogram for illustrating the dual-slope operation. The diagram includes non-inverted and inverted PWM outputs. The small horizontal lines on the TCNT1 slopes represent compare matches between OCR1x and TCNT1. The OC1x interrupt flag will be set when a compare match occurs.

Figure 14-9. Phase and Frequency Correct PWM Mode, Timing Diagram



The timer/counter overflow flag (TOV1) is set on the same timer clock cycle on which the OCR1x registers are updated with the double buffer value (at bottom). When either OCR1A or ICR1 is used for defining the top value, the OC1A or ICF1 flag is set accordingly when TCNT1 has reached top. The interrupt flags can then be used to generate an interrupt each time the counter reaches the top or bottom value.





When changing the top value, the program must ensure that the new top value is higher or equal to the value of all of the compare registers. If the top value is lower than any of the compare registers, a compare match will never occur between TCNT1 and OCR1x.

As Figure 14-9 on page 109 shows, the output generated is, in contrast to the phase correct mode, symmetrical in all periods. Since the OCR1x registers are updated at bottom, the length of the rising and the falling slopes will always be equal. This gives symmetrical output pulses, and is, therefore, frequency correct.

Using the ICR1 register for defining top works well when using fixed top values. By using ICR1, the OCR1A register is free to be used for generating a PWM output on OC1A. However, if the base PWM frequency is actively changed by changing the top value, using the OCR1A as top is clearly a better choice due to its double buffer feature.

In phase and frequency correct PWM mode, the compare units allow generation of PWM waveforms on the OC1x pins. Setting the COM1x1:0 bits to two will produce a non-inverted PWM, and an inverted PWM output can be generated by setting the COM1x1:0 to three (see Table 14-3 on page 114). The actual OC1x value will only be visible on the port pin if the data direction for the port pin is set as output (DDR_OC1x). The PWM waveform is generated by setting (or clearing) the OC1x register at the compare match between OCR1x and TCNT1 when the counter increments, and clearing (or setting) the OC1x register at compare match between OCR1x and TCNT1 when the counter decrements. The PWM frequency for the output when using phase and frequency correct PWM can be calculated by the following equation:

$$f_{OCnxPFCPWM} = \frac{f_{\text{clk_I/O}}}{2 \cdot N \cdot TOP}$$

The variable N represents the prescaler divider (1, 8, 64, 256, or 1024).

The extreme values for the OCR1x register represent special cases when generating a PWM waveform output in the phase and frequency correct PWM mode. If the OCR1x is set equal to bottom the output will be continuously low, and if set equal to top, the output will be set to high for non-inverted PWM mode. For inverted PWM the output will have the opposite logic values.

14.10 Timer/Counter Timing Diagrams

The timer/counter is a synchronous design, and the timer clock (clkT1) is, therefore, shown as a clock enable signal in the following figures. The figures include information on when interrupt flags are set, and when the OCR1x register is updated with the OCR1x buffer value (only for modes utilizing double buffering). Figure 14-10 on page 111 shows a timing diagram for the setting of OCF1x.

Figure 14-10. Timer/Counter Timing Diagram, Setting of OCF1x, no Prescaling




Figure 14-11 on page 111 shows the same timing data, but with the prescaler enabled.

Figure 14-11. Timer/Counter Timing Diagram, Setting of OCF1x, with Prescaler (f_{clk I/O}/8)




Figure 14-12 on page 112 shows the count sequence close to TOP in various modes. When using phase and frequency correct PWM mode the OCR1x Register is updated at BOTTOM. The timing diagrams will be the same, but TOP should be replaced by BOTTOM, TOP-1 by BOTTOM+1 and so on. The same renaming applies for modes that set the TOV1 flag at BOTTOM.



Figure 14-12. Timer/Counter Timing Diagram, no Prescaling





Figure 14-13 on page 112 shows the same timing data, but with the prescaler enabled.

Figure 14-13. Timer/Counter Timing Diagram, with Prescaler ($f_{clk_l/O}/8$)



14.11 Register Description

14.11.1 TCCR1A – Timer/Counter1 Control Register A

Bit	7	6	5	4	3	2	1	0	
0x2F (0x4F)	COM1A1	COM1A0	COM1B1	COM1B0	-	_	WGM11	WGM10	TCCR1A
Read/Write	R/W	R/W	R/W	R/W	R	R	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

Bit 7:6 – COM1A1:0: Compare Output Mode for Channel A

Bit 5:4 – COM1B1:0: Compare Output Mode for Channel B

The COM1A1:0 and COM1B1:0 control the output compare pins' (OC1A and OC1B, respectively) behavior. If one or both of the COM1A1:0 bits are written to logical one, the OC1A output overrides the normal port functionality of the I/O pin it is connected to. If one or both of the COM1B1:0 bit are written to logical one, the OC1B output overrides the normal port functionality of the I/O pin it is connected to. However, note that the data direction register (DDR) bit corresponding to the OC1A or OC1B pin must be set in order to enable the output driver.

When OC1A or OC1B is connected to the pin, the function of the COM1x1:0 bits is dependent on the WGM13:0 bit settings. Table 14-1 on page 113 shows the COM1x1:0 bit functionality when the WGM13:0 bits are set to a normal or CTC mode (non-PWM).

Table 14-1. Compare Output Mode, non-PWM

COM1A1/COM1B1	COM1A0/COM1B0	Description
0	0	Normal port operation, OC1A/OC1B disconnected.
0	1	Toggle OC1A/OC1B on Compare Match.
1	0	Clear OC1A/OC1B on Compare Match (Set output to low level).
1	1	Set OC1A/OC1B on Compare Match (Set output to high level).

Table 14-2 on page 113 shows the COM1x1:0 bit functionality when the WGM13:0 bits are set to the fast PWM mode.

Table 14-2. Compare Output Mode, Fast PWM⁽¹⁾

COM1A1/COM1B1	COM1A0/COM1B0	Description
0	0	Normal port operation, OC1A/OC1B disconnected.
0	1	WGM13=0: Normal port operation, OC1A/OC1B disconnected. WGM13=1: Toggle OC1A on Compare Match, OC1B reserved.
1	0	Clear OC1A/OC1B on Compare Match, set OC1A/OC1B at BOTTOM (non-inverting mode)
1	1	Set OC1A/OC1B on Compare Match, clear OC1A/OC1B at BOTTOM (inverting mode)

Note:

 A special case occurs when OCR1A/OCR1B equals TOP and COM1A1/COM1B1 is set. In this case the compare match is ignored, but the set or clear is done at BOTTOM. See "Fast PWM Mode" on page 104 for more details.





Table 14-3 shows the COM1x1:0 bit functionality when the WGM13:0 bits are set to the phase correct or the phase and frequency correct, PWM mode.

Table 14-3. Compare Output Mode, Phase Correct and Phase and Frequency Correct PWM^(Note:)

COM1A1/COM1B1	COM1A0/COM1B0	Description
0	0	Normal port operation, OC1A/OC1B disconnected.
0	1	WGM13=0: Normal port operation, OC1A/OC1B disconnected. WGM13=1: Toggle OC1A on Compare Match, OC1B reserved.
1	0	Clear OC1A/OC1B on Compare Match when up-counting. Set OC1A/OC1B on Compare Match when downcounting.
1	1	Set OC1A/OC1B on Compare Match when up-counting. Clear OC1A/OC1B on Compare Match when downcounting.

Note: A special case occurs when OCR1A/OCR1B equals TOP and COM1A1/COM1B1 is set. See "Phase Correct PWM Mode" on page 107 for more details.

• Bit 1:0 - WGM11:0: Waveform Generation Mode

Combined with the WGM13:2 bits found in the TCCR1B Register, these bits control the counting sequence of the counter, the source for maximum (TOP) counter value, and what type of waveform generation is to be used, see Table 14-4 on page 115. Modes of operation supported by the Timer/Counter unit are: Normal mode (counter), Clear Timer on Compare match (CTC) mode, and three types of Pulse Width Modulation (PWM) modes (see "Modes of Operation" on page 103).

Table 14-4. Waveform Generation Mode Bit Description⁽¹⁾

Mode	WGM13	WGM12 (CTC1)	WGM11 (PWM11)	WGM10 (PWM10)	Timer/Counter Mode of Operation	ТОР	Update of OCR1x at	TOV1 Flag Set on
0	0	0	0	0	Normal	0xFFFF	Immediate	MAX
1	0	0	0	1	PWM, Phase Correct, 8-bit	0x00FF	TOP	воттом
2	0	0	1	0	PWM, Phase Correct, 9-bit	0x01FF	TOP	воттом
3	0	0	1	1	PWM, Phase Correct, 10-bit	0x03FF	TOP	воттом
4	0	1	0	0	СТС	OCR1A	Immediate	MAX
5	0	1	0	1	Fast PWM, 8-bit	0x00FF	воттом	TOP
6	0	1	1	0	Fast PWM, 9-bit	0x01FF	воттом	TOP
7	0	1	1	1	Fast PWM, 10-bit	0x03FF	воттом	TOP
8	1	0	0	0	PWM, Phase and Frequency Correct	ICR1	воттом	воттом
9	1	0	0	1	PWM, Phase and Frequency Correct	OCR1A	воттом	воттом
10	1	0	1	0	PWM, Phase Correct	ICR1	TOP	воттом
11	1	0	1	1	PWM, Phase Correct	OCR1A	TOP	воттом
12	1	1	0	0	СТС	ICR1	Immediate	MAX
13	1	1	0	1	(Reserved)	_	_	_
14	1	1	1	0	Fast PWM	ICR1	воттом	TOP
15	1	1	1	1	Fast PWM	OCR1A	воттом	TOP

Note: 1. The CTC1 and PWM11:0 bit definition names are obsolete. Use the WGM12:0 definitions. However, the functionality and location of these bits are compatible with previous versions of the timer.

14.11.2 TCCR1B – Timer/Counter1 Control Register B

Bit	7	6	5	4	3	2	1	0	_
0x2E (0x4E)	ICNC1	ICES1	-	WGM13	WGM12	CS12	CS11	CS10	TCCR1B
Read/Write	R/W	R/W	R	R/W	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

• Bit 7 - ICNC1: Input Capture Noise Canceller

Setting this bit (to one) activates the input capture noise canceller. When the noise canceller is activated, the input from the input capture pin (ICP1) is filtered. The filter function requires four successive equal valued samples of the ICP1 pin for changing its output. The input capture is, therefore, delayed by four oscillator cycles when the noise canceller is enabled.

• Bit 6 - ICES1: Input Capture Edge Select

This bit selects which edge on the input capture pin (ICP1) that is used to trigger a capture event. When the ICES1 bit is written to logical zero, a falling (negative) edge is used as trigger, and when the ICES1 bit is written to logical one, a rising (positive) edge will trigger the capture.

When a capture is triggered according to the ICES1 setting, the counter value is copied into the input capture register (ICR1). The event will also set the input capture flag (ICF1), and this can be used to cause an input capture interrupt, if this interrupt is enabled.





When the ICR1 is used as top value (see description of the WGM13:0 bits located in the TCCR1A and the TCCR1B registers), the ICP1 is disconnected, and, consequently, the input capture function is disabled.

• Bit 5 - Reserved Bit

This bit is reserved for future use. For ensuring compatibility with future devices, this bit must be written to logical zero when TCCR1B is written.

Bit 4:3 – WGM13:2: Waveform Generation Mode

See TCCR1A Register description.

Bit 2:0 – CS12:0: Clock Select

The three Clock select bits select the clock source to be used by the timer/counter (see Figure 14-10 and Figure 14-11.

Table 14-5. Clock Select Bit Description

CS12	CS11	CS10	Description			
0	0	0	No clock source (Timer/Counter stopped).			
0	0	1	clk _{I/O} /1 (No prescaling)			
0	1	0	clk _{I/O} /8 (From prescaler)			
0	1	1	clk _{I/O} /64 (From prescaler)			
1	0	0	clk _{I/O} /256 (From prescaler)			
1	0	1	clk _{I/O} /1024 (From prescaler)			
1	1	0	External clock source on T1 pin. Clock on falling edge.			
1	1	1	External clock source on T1 pin. Clock on rising edge.			

If external pin modes are used for the Timer/Counter1, transitions on the T1 pin will clock the counter even if the pin is configured as an output. This feature allows software control of the counting.

14.11.3 TCCR1C - Timer/Counter1 Control Register C



Bit 7 – FOC1A: Force Output Compare for Channel A

Bit 6 – FOC1B: Force Output Compare for Channel B


The FOC1A/FOC1B bits are only active when the WGM13:0 bits specify a non-PWM mode. However, for ensuring compatibility with future devices, these bits must be set to zero when TCCR1A is written while operating in a PWM mode. When writing a logical one to the FOC1A/FOC1B bit, an immediate compare match is forced on the waveform generation unit. The OC1A/OC1B output is changed according to its COM1x1:0 bit settings. Note that the FOC1A/FOC1B bits are implemented as strobes. Therefore, it is the value present in the COM1x1:0 bits that determine the effect of the forced compare.

A FOC1A/FOC1B strobe will not generate any interrupt, nor will it clear the timer in clear timer on compare match (CTC) mode using OCR1A as top. The FOC1A/FOC1B bits are always read as zero.

Bit 5..0 – Reserved Bit

This bit is reserved for future use. For ensuring compatibility with future devices, this bit must be written to logical zero when the register is written.

14.11.4 TCNT1H and TCNT1L - Timer/Counter1




The two timer/counter I/O locations (TCNT1H and TCNT1L, combined TCNT1) give direct access for both read and for write operations to the timer/counter unit's 16-bit counter. To ensure that both the high and low bytes are read and written simultaneously when the CPU accesses these registers, the access is performed using an 8-bit temporary high byte register (TEMP). This temporary register is shared by all the other 16-bit registers. See "Accessing 16-bit Registers" on page 94.


Modifying the counter (TCNT1) while the counter is running introduces a risk of missing a compare match between TCNT1 and one of the OCR1x registers.

Writing to the TCNT1 register blocks (removes) the compare match on the following timer clock for all compare units.

14.11.5 OCR1AH and OCR1AL - Output Compare Register 1 A



14.11.6 OCR1BH and OCR1BL - Output Compare Register 1 B




The Output Compare Registers contain a 16-bit value that is continuously compared with the counter value (TCNT1). A match can be used to generate an Output Compare interrupt, or to generate a waveform output on the OC1x pin.

The output compare registers are 16 bits in size. To ensure that both the high and low bytes are written simultaneously when the CPU writes to these registers, the access is performed using an 8-bit temporary high byte register (TEMP). This temporary register is shared by all the other 16-bit registers. See "Accessing 16-bit Registers" on page 94.





14.11.7 ICR1H and ICR1L - Input Capture Register 1



The Input Capture is updated with the counter (TCNT1) value each time an event occurs on the ICP1 pin (or optionally on the Analog Comparator output for Timer/Counter1). The Input Capture can be used for defining the counter TOP value.

The input capture register is 16 bits in size. To ensure that both the high and low bytes are read simultaneously when the CPU accesses these registers, the access is performed using an 8-bit temporary high byte register (TEMP). This temporary register is shared by all the other 16-bit registers. "Accessing 16-bit Registers" on page 94.

14.11.8 TIMSK1 - Timer/Counter Interrupt Mask Register 1

Bit	7	6	5	4	3	2	1	0	_
0x0C (0x2C)	_	-	ICIE1	-	-	OCIE1B	OCIE1A	TOIE1	TIMSK1
Read/Write	R	R	R/W	R	R	R/W	R/W	R/W	•
Initial Value	0	0	0	0	0	0	0	0	

• Bit 7,6,4,3 – Reserved Bit

This bit is reserved for future use. For ensuring compatibility with future devices, this bit must be written to logical zero when the register is written.

Bit 5 – ICIE1: Timer/Counter1, Input Capture Interrupt Enable

When this bit is written to logical one and the I-flag in the status register is set (interrupts globally enabled), the timer/counter 1 input capture interrupt is enabled. The corresponding interrupt vector (see "Interrupts" on page 50) is executed when the ICF1 Flag, located in TIFR1, is set.

Bit 2- OCIE1B: Timer/Counter1, Output Compare B Match Interrupt Enable

When this bit is written to logical one and the I-flag in the status register is set (interrupts globally enabled), the timer/counter 1 output compare B match interrupt is enabled. The corresponding interrupt vector (see "Interrupts" on page 50) is executed when the OCF1B flag, located in TIFR1, is set.


• Bit 1- OCIE1A: Timer/Counter1, Output Compare A Match Interrupt Enable

When this bit is written to logical one and the I-flag in the status register is set (interrupts globally enabled), the timer/counter 1 output compare A match interrupt is enabled. The corresponding interrupt vector (see "Interrupts" on page 50) is executed when the OCF1A flag, located in TIFR1, is set.

Bit 0 – TOIE1: Timer/Counter1, Overflow Interrupt Enable

When this bit is written to logical one and the I-flag in the status register is set (interrupts globally enabled), the timer/counter 1 overflow interrupt is enabled. The corresponding interrupt vector (see "Interrupts" on page 50) is executed when the TOV1 flag, located in TIFR1, is set.

14.11.9 TIFR1 - Timer/Counter Interrupt Flag Register 1



• Bit 7,6,4,3 - Reserved Bit

This bit is reserved for future use. For ensuring compatibility with future devices, this bit must be written to logical zero when the register is written.

• Bit 5- ICF1: Timer/Counter1, Input Capture Flag

This flag is set when a capture event occurs on the ICP1 pin. When the input capture register (ICR1) is set by the WGM13:0 to be used as the top value, the ICF1 flag is set when the counter reaches the top value.

ICF1 is automatically cleared when the input capture interrupt vector is executed. Alternatively, ICF1 can be cleared by writing a logical one to its bit location.

• Bit 2- OCF1B: Timer/Counter1, Output Compare B Match Flag

This flag is set in the timer clock cycle after the counter (TCNT1) value matches the output compare register B (OCR1B).

Note that a forced output compare (1B) strobe will not set the OCF1B flag.

OCF1B is automatically cleared when the output compare match B interrupt vector is executed. Alternatively, OCF1B can be cleared by writing a logical one to its bit location.

Bit 1– OCF1A: Timer/Counter1, Output Compare A Match Flag

This flag is set in the timer clock cycle after the counter (TCNT1) value matches the output compare register A (OCR1A).

Note that a forced output compare (1A) strobe will not set the OCF1A flag.

OCF1A is automatically cleared when the output compare match A interrupt vector is executed. Alternatively, OCF1A can be cleared by writing a logical one to its bit location.

• Bit 0- TOV1: Timer/Counter1, Overflow Flag

The setting of this flag is dependent of the WGM13:0 bit settings. In normal and CTC modes, the TOV1 flag is set when the timer overflows. See Table 14-4 on page 115 for the TOV1 flag behavior when using another WGM13:0 bit setting.

TOV1 is automatically cleared when the timer/counter 1 overflow interrupt vector is executed. Alternatively, TOV1 can be cleared by writing a logical one to its bit location.



15. Timer/Counter Prescaler

Timer/counter 0, and 1 share the same prescaler module, but the timer/counters can have different prescaler settings. The description below applies to all timer/counters. Tn is used as a general name, where n = 0, 1.

The Timer/Counter can be clocked directly by the system clock (by setting the CSn2:0 = 1). This provides the fastest operation, with a maximum Timer/Counter clock frequency equal to system clock frequency ($f_{CLK_I/O}$). Alternatively, one of four taps from the prescaler can be used as a clock source. The prescaled clock has a frequency of either $f_{CLK_I/O}/8$, $f_{CLK_I/O}/64$, $f_{CLK_I/O}/256$, or $f_{CLK_I/O}/1024$.

15.1 Prescaler Reset

The prescaler is free running, i.e., it operates independently of the clock select logic of the timer/counter, and it is shared by the timer/counter Tn. Because the prescaler is not affected by the timer/counter's clock select, the state of the prescaler will have implications for situations where a prescaled clock is used. One example of prescaling artifacts occurs when the timer is enabled and clocked by the prescaler (6 > CSn2:0 > 1). The number of system clock cycles from when the timer is enabled to the first count occurs can be from 1 to N+1 system clock cycles, where N equals the prescaler divisor (8, 64, 256, or 1024).


It is possible to use the Prescaler Reset for synchronizing the Timer/Counter to program execution.

15.2 External Clock Source

An external clock source applied to the Tn pin can be used as timer/counter clock (clk_{Tn}). The Tn pin is sampled once every system clock cycle by the pin synchronization logic. The synchronized (sampled) signal is then passed through the edge detector. Figure 15-1 on page 120 shows a functional equivalent block diagram of the Tn synchronization and edge detector logic. The registers are clocked at the positive edge of the internal system clock ($clk_{I/O}$). The latch is transparent in the high period of the internal system clock.

The edge detector generates one clk_{T0} pulse for each positive (CSn2:0 = 7) or negative (CSn2:0 = 6) edge it detects.

Figure 15-1. To Pin Sampling



The synchronization and edge detector logic introduces a delay of 2.5 to 3.5 system clock cycles from when an edge has been applied to the Tn pin to when the counter is updated.

Enabling and disabling of the clock input must be done when Tn has been stable for at least one system clock cycle, otherwise there is a risk that a false timer/counter clock pulse could be generated.

Each half period of the external clock applied must be longer than one system clock cycle to ensure correct sampling. The external clock must be guaranteed to have less than half the system clock frequency ($f_{\text{ExtClk}} < f_{\text{clk_I/O}}/2$) given a 50/50 duty cycle. Because the edge detector uses sampling, the maximum frequency of an external clock it can detect is half the sampling frequency (Nyquist sampling theorem). However, due to variation of the system clock frequency and duty cycle caused by oscillator source (crystal, resonator, and capacitor) tolerances, it is recommended that the maximum frequency of an external clock source is less than $f_{\text{clk}\ I/O}/2.5$.

An external clock source can not be prescaled.

Clear

10-BIT T/C PRESCALER

PSR10

Synchronization

CS00

CS01

CS02


TIMER/COUNTER0 CLOCK SOURCE clk_{T0}

Figure 15-2. Prescaler for Timer/Counter0

Note: 1. The synchronization logic on the input pins (T0) is shown in Figure 15-1 on page 120.

15.3 Register Description

15.3.1 GTCCR – General Timer/Counter Control Register



Bit 7 – TSM: Timer/Counter Synchronization Mode

Writing the TSM bit to logical one activates the timer/counter synchronization mode. In this mode, the value that is written to the PSR10 bit is kept, hence keeping the prescaler reset signal asserted. This ensures that the timer/counter is halted and can be configured without the risk of advancing during configuration. When the TSM bit is written to logical zero, the PSR10 bit is cleared by hardware, and the timer/counter starts counting.

• Bit 0 - PSR10: Prescaler 0 Reset Timer/Counter n

When this bit is set to one, the timer/counter n prescaler will be reset. This bit is normally cleared immediately by hardware, except if the TSM bit is set.





16. USI - Universal Serial Interface

16.1 Features


- Two-wire Synchronous Data Transfer (Master or Slave)
- Three-wire Synchronous Data Transfer (Master or Slave)
- Data Received Interrupt
- Wakeup from Idle Mode
- In Two-wire Mode: Wakeup from All Sleep Modes, Including Power-down Mode
- Two-wire Start Condition Detector with Interrupt Capability

16.2 Overview

The universal serial interface (USI) provides the basic hardware resources needed for serial communication. Combined with a minimum of control software, the USI allows significantly higher transfer rates and uses less code space than solutions based on software only. Interrupts are included to minimize the processor load.

A simplified block diagram of the USI is shown in Figure 16-1 on page 122. For the actual placement of I/O pins, refer to "Pinout Atmel® ATtiny24/44/84" on page 2. CPU accessible I/O Registers, including I/O bits and I/O pins, are shown in bold. The device-specific I/O Register and bit locations are listed in the "Register Descriptions" on page 130.

Figure 16-1. Universal Serial Interface, Block Diagram



The 8-bit shift register is directly accessible via the data bus and contains the incoming and outgoing data. The register has no buffering, so the data must be read as quickly as possible to ensure that no data are lost. The most significant bit is connected to one of two output pins, depending on the wire mode configuration. A transparent latch is inserted between the serial register output and output pin, which delays the change of data output to the opposite clock edge of the data input sampling. The serial input is always sampled from the data input (DI) pin independent of the configuration.

The 4-bit counter can be both read and written via the data bus, and can generate an overflow interrupt. Both the serial register and the counter are clocked simultaneously by the same clock source. This allows the counter to count the number of bits received or transmitted and generate an interrupt when the transfer is complete. Note that when an external clock source is selected, the counter counts both clock edges. In this case, the counter counts the number of edges, and not the number of bits. The clock can be selected from three different sources: the USCK pin, timer/counter 0 compare match, or from software.

The two-wire clock control unit can generate an interrupt when a start condition is detected on the two-wire bus. It can also generate wait states by holding the clock pin low after a start condition is detected, or after the counter overflows.

16.3 Functional Descriptions

16.3.1 Three-wire Mode

The USI three-wire mode is compliant with the serial peripheral interface (SPI) mode 0 and 1, but does not have the slave select (SS) pin functionality. However, this feature can be implemented in software if necessary. Pin names used by this mode are: DI, DO, and USCK.

Figure 16-2. Three-wire Mode Operation, Simplified Diagram





Figure 16-2 on page 123 shows two USI units operating in three-wire mode, one as master and one as slave. The two shift registers are interconnected in such way that after eight USCK clocks, the data in each register are interchanged. The same clock also increments the USI's 4-bit counter. The counter overflow (interrupt) flag, or USIOIF, can therefore be used to determine when a transfer is completed. The clock is generated by the master device software by toggling the USCK pin via the PORT register, or by writing a logical one to the USITC bit in USICR.



Figure 16-3. Three-wire Mode, Timing Diagram



The Three-wire mode timing is shown in Figure 16-3 on page 124. At the top of the figure is a USCK cycle reference. One bit is shifted into the USI shift register (USIDR) for each of these cycles. The USCK timing is shown for both external clock modes. In external clock mode 0 (USICS0 = 0), DI is sampled at positive edges, and DO is changed (data register is shifted by one) at negative edges. External clock mode 1 (USICS0 = 1) uses the opposite edges versus mode 0, i.e., it samples data at negative edges and changes the output at positive edges. The USI clock modes correspond to the SPI data mode 0 and 1.

Referring to the timing diagram (Figure 16-3 on page 124), a bus transfer involves the following steps:

- 1. The slave device and master device set up their data output and, depending on the protocol used, enable their output driver (mark A and B). The output is set up by writing the data to be transmitted to the serial data register. Enabling of the output is done by setting the corresponding bit in the port data direction register. Note that points A and B do not have any specific order, but both must be at least one half USCK cycle before point C, where the data are sampled. This must be done to ensure that the data setup requirement is satisfied. The 4-bit counter is reset to zero.
- The Master generates a clock pulse by software toggling the USCK line twice (C and D). The bit value on the slave and master's data input (DI) pin is sampled by the USI on the first edge (C), and the data output is changed on the opposite edge (D). The 4-bit counter will count both edges.
- 3. Step 2 is repeated eight times for a complete register (byte) transfer.
- 4. After eight clock pulses (i.e., 16 clock edges), the counter will overflow and indicate that the transfer is completed. The data bytes transferred must now be processed before a new transfer can be initiated. The overflow interrupt will wake up the processor if it is set to idle mode. Depending on the protocol used, the slave device can now set its output to high impedance.

16.3.2 SPI Master Operation Example

The following code demonstrates how to use the USI module as a SPI Master:

```
SPITransfer:
   out
          USIDR, r16
   ldi
          r16, (1<<USIOIF)
          USISR, r16
   out
   ldi
          r16,(1<<USIWM0)|(1<<USICS1)|(1<<USICLK)|(1<<USITC)
SPITransfer_loop:
          USICR, r16
   out
   in
          r16, USISR
          r16, USIOIF
   sbrs
          SPITransfer_loop
   rjmp
   in
          r16, USIDR
```

The code is size optimized using only eight instructions (+ ret). The code example assumes that the DO and USCK pins are enabled as output in the DDRE register. The value stored in register r16 prior to the function being called is transferred to the slave device, and when the transfer is completed, the data received from the slave is stored back into the r16 register.

The second and third instructions clear the USI counter overflow flag and the USI counter value. The fourth and fifth instructions set the three-wire mode, positive edge shift register clock, count at USITC strobe, and toggle USCK. The loop is repeated 16 times.

The following code demonstrates how to use the USI module as an SPI master with maximum speed ($f_{sck} = f_{ck}/4$):

```
SPITransfer_Fast:
```

```
USIDR, r16
out
ldi
       r16, (1<<USIWM0) | (0<<USICS0) | (1<<USITC)
ldi
       r17,(1<<USIWM0)|(0<<USICS0)|(1<<USITC)|(1<<USICLK)
       USICR, r16; MSB
out
       USICR, r17
out
       USICR, r16
out
       USICR, r17
out
       USICR, r16
out
out
       USICR, r17
out
       USICR, r16
       USICR, r17
out.
out
       USICR, r16
       USICR, r17
out
out.
       USICR, r16
       USICR, r17
out
out
       USICR, r16
out
       USICR, r17
out
       USICR, r16 ; LSB
```





```
out USICR,r17
in r16,USIDR
ret
```

16.3.3 SPI Slave Operation Example

The following code demonstrates how to use the USI module as a SPI Slave:

```
ldi
          r16, (1<<USIWM0) | (1<<USICS1)
   out
          USICR, r16
SlaveSPITransfer:
         USIDR, r16
   out
   ldi
         r16,(1<<USIOIF)
   out
         USISR, r16
SlaveSPITransfer_loop:
   in
          r16, USISR
   sbrs r16, USIOIF
          SlaveSPITransfer_loop
          r16,USIDR
   in
   ret.
```

The code is size optimized using only eight instructions (+ ret). The code example assumes that the DO is configured as output and USCK pin is configured as input in the DDR register. The value stored in register r16 prior to the function being called is transferred to the master device, and when the transfer is completed, the data received from the master is stored back into the r16 register.

Note that the first two instructions are for initialization only and need only to be executed once. These instructions set the three-wire mode and positive edge shift register clock. The loop is repeated until the USI counter overflow flag is set.

16.3.4 Two-wire Mode

The USI two-wire mode is compliant with the Inter-IC (I2C or TWI) bus protocol, but without slew rate limiting on outputs and input noise filtering. Pin names used by this mode are SCL and SDA.

Figure 16-4. Two-wire Mode Operation, Simplified Diagram





Figure 16-4 on page 127 shows two USI units operating in two-wire mode, one as master and one as slave. Only the physical layer is shown because the system operation is highly dependent of the communication scheme used. The main differences between the master and slave operation at this level are that the serial clock generation is always done by the master, and only the slave uses the clock control unit. Clock generation must be implemented in software, but the shift operation is done automatically by both devices. Note that only clocking on the negative edge to shift data is practical in this mode. The slave can insert wait states at the start or end of a transfer by forcing the SCL clock low. This means that the master must always check if the SCL line was actually released after it has generated a positive edge.

Because the clock also increments the counter, a counter overflow can be used to indicate that the transfer has completed. The master generates clock by the by toggling the USCK pin via the PORT register.

The data direction is not given by the physical layer. A protocol, like the one used by the TWI-bus, must be implemented to control the data flow.



Figure 16-5. Two-wire Mode, Typical Timing Diagram




Referring to the timing diagram (Figure 16-5 on page 128), a bus transfer involves the following steps:

- 1. The start condition is generated by the Master by forcing the SDA line low while the SCL line is high (A). SDA can be forced low either by writing a logical zero to bit 7 of the shift register, or by setting the corresponding bit in the PORT register to zero. Note that the data direction register bit must be set to one for the output to be enabled. The slave device's start detector logic (Figure 16-6 on page 128) detects the start condition and sets the USISIF Flag. The flag can generate an interrupt if necessary.
- In addition, the start detector will hold the SCL line low after the master has forced a
 negative edge on this line (B). This allows the slave to wake up from sleep or complete
 its other tasks before setting up the shift register to receive the address. This is done by
 clearing the start condition flag and resetting the counter.
- The Master set the first bit to be transferred and releases the SCL line (C). The Slave samples the data and shift it into the Serial Register at the positive edge of the SCL clock.
- 4. After eight bits containing the slave address and data direction (read or write) are transferred, the slave counter overflows and the SCL line is forced low (D). If the slave is not the one the master has addressed, it releases the SCL line and waits for a new start condition.
- 5. If the slave is addressed, it holds the SDA line low during the acknowledgment cycle before holding the SCL line low again (i.e., the counter register must be set to 14 before releasing SCL at (D)). Depending on the state of the R/W bit, the master or slave enables its output. If the bit is set, a master read operation is in progress (i.e., the slave drives the SDA line). The slave can hold the SCL line low after the acknowledgement cycle (E).
- 6. Multiple bytes can now be transmitted, all in same direction, until a stop condition is given by the master (F), or a new start condition is given.

If the slave is not able to receive more data, it does not acknowledge the data byte it has last received. When the master does a read operation, it must terminate the operation by forcing the acknowledge bit low after the last byte is transmitted.

Figure 16-6. Start Condition Detector, Logic Diagram



16.3.5 Start Condition Detector

The start condition detector is shown in Figure 16-6 on page 128. The SDA line is delayed (in the range of 50 to 300ns) to ensure valid sampling of the SCL line. The start condition detector is only enabled in two-wire mode.

The start condition detector is working asynchronously, and can, therefore, wake up the processor from the power-down sleep mode. However, the protocol used might have restrictions on the SCL hold time. Therefore, when using this feature in this case, the oscillator start-up time set by the CKSEL fuses (see "Clock Systems and their Distribution" on page 25) must also be taken into consideration. See the USISIF bit description in "USISR – USI Status Register" on page 130 for further details.

16.3.6 Clock speed considerations

Maximum frequency for SCL and SCK is f_{CK} /4. This is also the maximum data transmit and receive rate in both two- and three-wire mode. In two-wire slave mode the two-wire clock control unit will hold SCL low until the slave is ready to receive more data. This may reduce the actual data rate in two-wire mode.

16.4 Alternative USI Usage

When the USI unit is not used for serial communication, it can be set up to do alternative tasks due to its flexible design.

16.4.1 Half-duplex Asynchronous Data Transfer

By utilizing the Shift Register in Three-wire mode, it is possible to implement a more compact and higher performance UART than by software only.

16.4.2 4-bit Counter

The 4-bit counter can be used as a stand-alone counter with overflow interrupt. Note that if the counter is clocked externally, both clock edges will generate an increment.

16.4.3 12-bit Timer/Counter

Combining the USI 4-bit counter and Timer/Counter0 allows them to be used as a 12-bit counter.

16.4.4 Edge-Triggered External Interrupt

By setting the counter to maximum value (F), it can function as an additional external interrupt. The overflow flag and interrupt enable bit are then used for the external interrupt. This feature is selected by the USICS1 bit.

16.4.5 Software Interrupt


The counter overflow interrupt can be used as a software interrupt triggered by a clock strobe.






16.5 Register Descriptions

16.5.1 USIBR – USI Data Buffer



16.5.2 USIDR - USI Data Register




The USI uses no buffering for the serial register, i.e., when accessing the data register (USIDR) the serial register is accessed directly. If a serial clock occurs during the same cycle the register is written, the register will contain the value written and no shift is performed. A (left) shift operation is performed depending on the USICS1..0 bit settings. The shift operation can be controlled by an external clock edge, by a timer/counter 0 compare match, or directly by software using the USICLK strobe bit. Note that even when no wire mode is selected (USIWM1..0 = 0), both the external data input (DI/SDA) and the external clock input (USCK/SCL) can still be used by the shift register.

The output pin in use - DO or SDA, depending on the wire mode - is connected via the output latch to the most-significant bit (bit 7) of the data register. The output latch is open (transparent) during the first half of a serial clock cycle when an external clock source is selected (USICS1 = 1), and constantly open when an internal clock source is used (USICS1 = 0). The output will be changed immediately when a new MSB is written as long as the latch is open. The latch ensures that data input is sampled and data output is changed on opposite clock edges.

Note that the corresponding Data Direction Register to the pin must be set to one for enabling data output from the Shift Register.

16.5.3 USISR – USI Status Register



The Status Register contains Interrupt Flags, line Status Flags and the counter value.

Bit 7 – USISIF: Start Condition Interrupt Flag

When two-wire mode is selected, the USISIF flag is set (one) when a start condition is detected. When output disable mode or three-wire mode is selected and (USICSx = 0b11 and USICLK = 0) or (USICS = 0b10 and USICLK = 0), any edge on the SCK pin sets the flag.

An interrupt will be generated when the flag is set while the USISIE bit in USICR and the global interrupt enable flag are set. The flag will only be cleared by writing a logical one to the USISIF bit. Clearing this bit will release the start detection hold of USCL in two-wire mode. A start condition interrupt will wakeup the processor from all sleep modes.

Bit 6 – USIOIF: Counter Overflow Interrupt Flag

This flag is set (one) when the 4-bit counter overflows (i.e., at the transition from 15 to 0). An interrupt will be generated when the flag is set while the USIOIE bit in USICR and the global interrupt enable flag are set. The flag is cleared if a logical one is written to the USIOIF bit or by reading the USIBR register. Clearing this bit will release the counter overflow hold of SCL in two-wire mode.

A counter overflow interrupt will wakeup the processor from Idle sleep mode.

• Bit 5 - USIPF: Stop Condition Flag

When two-wire mode is selected, the USIPF flag is set (one) when a stop condition is detected. The flag is cleared by writing a logical one to this bit. Note that this is not an interrupt flag. This signal is useful when implementing two-wire bus master arbitration.

• Bit 4 - USIDC: Data Output Collision

This bit is logical one when bit 7 in the Shift Register differs from the physical pin value. The flag is only valid when Two-wire mode is used. This signal is useful when implementing Two-wire bus master arbitration.


• Bits 3..0 - USICNT3..0: Counter Value

These bits reflect the current 4-bit counter value. The 4-bit counter value can be read or written directly by the CPU.

The 4-bit counter increments by one for each clock generated either by the external clock edge detector, by a timer/counter 0 compare match, or by software using USICLK or USITC strobe bits. The clock source depends on the setting of the USICS1..0 bits. For external clock operation, a special feature is added that allows the clock to be generated by writing to the USITC strobe bit. This feature is enabled by writing a logical one to the USICLK bit while setting an external clock source (USICS1 = 1).

Note that even when no wire mode is selected (USIWM1..0 = 0), the external clock input (USCK/SCL) can still be used by the counter.

16.5.4 USICR – USI Control Register



The Control Register includes interrupt enable control, wire mode setting, Clock Select setting, and clock strobe.





• Bit 7 - USISIE: Start Condition Interrupt Enable

Setting this bit to one enables the start condition detector interrupt. If there is a pending interrupt when the USISIE and the global interrupt enable flag are set to one, this will immediately be executed. See the USISIF bit description in "USISR – USI Status Register" on page 130 for further details.

• Bit 6 – USIOIE: Counter Overflow Interrupt Enable

Setting this bit to one enables the Counter Overflow interrupt. If there is a pending interrupt when the USIOIE and the Global Interrupt Enable Flag are set to one, this will immediately be executed. See the USIOIF bit description in "USISR – USI Status Register" on page 130 for further details.

• Bit 5..4 - USIWM1..0: Wire Mode

These bits set the type of wire mode to be used. Basically, only the function of the outputs are affected by these bits. Data and clock inputs are not affected by the mode selected, and will always have the same function. The counter and shift register can, therefore, be clocked externally, and data input sampled, even when outputs are disabled. The relation between USIWM1..0 and USI operation is summarized in Table 16-1.

Table 16-1. Relations between USIWM1..0 and the USI Operation

USIWM1	USIWM0	Description
0	0	Outputs, clock hold, and start detector disabled. Port pins operate as normal.
		Three-wire mode. Uses DO, DI, and USCK pins.
0	1	The <i>Data Output</i> (DO) pin overrides the corresponding bit in the PORT Register in this mode. However, the corresponding DDR bit still controls the data direction. When the port pin is set as input the pins pull-up is controlled by the PORT bit.
	The Data Input (DI) and Serial Clock (USCK) pins do not affect the normal port operation. When operating as master, clock pulses are software generated by toggling the PORT Register, while the data direction is set to output. The USITC bit in the USICR Register can be used for this purpose.	
		Two-wire mode. Uses SDA (DI) and SCL (USCK) pins ⁽¹⁾ .
		The serial data (SDA) and the serial clock (SCL) pins are bi-directional and use open-collector output drivers. The output drivers are enabled by setting the corresponding bit for SDA and SCL in the DDR register.
1	0	When the output driver is enabled for the SDA pin, the output driver will force the SDA line low if the output of the shift register or the corresponding bit in the PORT register is zero. Otherwise, the SDA line will not be driven (i.e., it is released). When the SCL pin output driver is enabled, the SCL line will be forced low if the corresponding bit in the PORT register is zero, or by the start detector. Otherwise the SCL line will not be driven.
	The SCL line is held low when a start detector detects a start condition and the output is enabled. Clearing the start condition flag (USISIF) releases the line. The SDA and SCL pin inputs are not affected by enabling this mode. Pull-ups on the SDA and SCL port pins are disabled in two-wire mode.	
		Two-wire mode. Uses SDA and SCL pins.
1	1	Same operation as for the Two-wire mode described above, except that the SCL line is also held low when a counter overflow occurs, and is held low until the Counter Overflow Flag (USIOIF) is cleared.

Note: 1. The DI and USCK pins are renamed to serial data (SDA) and serial clock (SCL), respectively, to avoid confusion between the modes of operation.

Bit 3..2 – USICS1..0: Clock Source Select

These bits set the clock source for the shift register and counter. The data output latch ensures that the output is changed at the opposite edge of the sampling of the data input (DI/SDA) when using the external clock source (USCK/SCL). When the software strobe or timer/counter 0 compare match clock option is selected, the output latch is transparent and, therefore, the output is changed immediately. Clearing the USICS1..0 bits enables the software strobe option. When using this option, writing a logical one to the USICLK bit clocks both the shift register and the counter. For the external clock source (USICS1 = 1), the USICLK bit is no longer used as a strobe, but selects between external clocking and software clocking by the USITC strobe bit.

Table 16-2 on page 133 shows the relationship between the USICS1..0 and USICLK settings and the clock source used for the shift register and the 4-bit counter.

USICS1 **USICLK** USICS0 **Shift Register Clock Source 4-bit Counter Clock Source** 0 0 0 No Clock No Clock Software clock strobe Software clock strobe 0 0 1 (USICLK) (USICLK) Timer/Counter0 Compare Timer/Counter0 Compare 0 1 Х Match Match 1 0 0 External, positive edge External, both edges 1 1 0 External, negative edge External, both edges 1 0 1 External, positive edge Software clock strobe (USITC) 1 1 1 External, negative edge Software clock strobe (USITC)

Table 16-2. Relations between the USICS1..0 and USICLK Setting

Bit 1 – USICLK: Clock Strobe

Writing a logical one to this bit location strobes the shift register to shift one step, and the counter to increment by one, provided that the USICS1..0 bits are set to zero, and by doing so, the software clock strobe option is selected. The output will change immediately when the clock strobe is executed, i.e., in the same instruction cycle. The value shifted into the shift register is sampled during the previous instruction cycle. The bit will be read as zero.

When an external clock source is selected (USICS1 = 1), the USICLK function is changed from a clock strobe to a clock select register. Setting the USICLK bit in this case will select the USITC strobe bit as the clock source for the 4-bit counter (see Table 16-2 on page 133).

Bit 0 – USITC: Toggle Clock Port Pin

Writing a logical one to this bit location toggles the USCK/SCL value either from 0 to 1, or from 1 to 0. The toggling is independent of the setting in the data direction register, but if the PORT value is to be shown on the pin, DDRE4 must be set as output (to one). This feature allows easy clock generation when implementing master devices. The bit will be read as zero.

When an external clock source is selected (USICS1 = 1) and the USICLK bit is set to one, writing to the USITC strobe bit will directly clock the 4-bit counter. This allows an early detection of when the transfer is done when operating as a master device.






17. Analog Comparator

The analog comparator compares the input values on the positive pin (AIN0) and negative pin (AIN1). When the voltage on the positive pin (AIN0) is higher than the voltage on the negative pin (AIN1), the analog comparator output (ACO) is set. The comparator can trigger a separate interrupt, exclusive to the analog comparator. The user can select Interrupt triggering on comparator output rise, fall or toggle. A block diagram of the comparator and its surrounding logic is shown in Figure 17-1 on page 134.

Figure 17-1. Analog Comparator Block Diagram⁽¹⁾



Notes: 1. See Table 17-1 on page 135.

2. See Figure 1-1 on page 2 and Table 12-9 on page 70 for Analog Comparator pin placement.

17.1 Analog Comparator Multiplexed Input

When the analog-to-digital converter (ADC) is configured as a single-ended input channel, it is possible to select any of the ADC7..0 pins to replace the negative input to the analog comparator. The ADC multiplexer is used to select this input, and, consequently, the ADC must be switched off to utilize this feature. If the analog comparator multiplexer enable bit (ACME in ADCSRB) is set and the ADC is switched off (ADEN in ADCSRA is zero), MUX1..0 in ADMUX select the input pin to replace the negative input to the analog comparator, as shown in Table 17-1. If ACME is cleared or ADEN is set, AIN1 is applied to the negative input of the analog comparator.

Table 17-1. Analog Comparator Multiplexed Input

ACME	ADEN	MUX40	Analog Comparator Negative Input
0	х	xx	AIN1
1	1	xx	AIN1
1	0	00000	ADC0
1	0	00001	ADC1
1	0	00010	ADC2
1	0	00011	ADC3
1	0	00100	ADC4
1	0	00101	ADC5
1	0	00110	ADC6
1	0	00111	ADC7

17.2 Register Description


17.2.1 ADCSRB – ADC Control and Status Register B

Bit	7	6	5	4	3	2	1	0	_
0x03 (0x23)	BIN	ACME	-	ADLAR	-	ADTS2	ADTS1	ADTS0	ADCSRB
Read/Write	R/W	R/W	R	R/w	R	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

• Bit 6 - ACME: Analog Comparator Multiplexer Enable

When this bit is written logical one and the ADC is switched off (ADEN in ADCSRA is zero), the ADC multiplexer selects the negative input to the analog comparator. When this bit is written logical zero, AIN1 is applied to the negative input of the analog comparator. For a detailed description of this bit, see "Analog Comparator Multiplexed Input" on page 134.

17.2.2 ACSR – Analog Comparator Control and Status Register



• Bit 7 - ACD: Analog Comparator Disable

When this bit is written logical one, the power to the analog comparator is switched off. This bit can be set at any time to turn off the analog comparator. This will reduce power consumption in active and idle mode. When changing the ACD bit, the analog comparator interrupt must be disabled by clearing the ACIE bit in ACSR. Otherwise an interrupt can occur when the bit is changed.

• Bit 6 – ACBG: Analog Comparator Bandgap Select

When this bit is set, a fixed bandgap reference voltage replaces the positive input to the analog comparator. When this bit is cleared, AIN0 is applied to the positive input of the analog comparator.

• Bit 5 – ACO: Analog Comparator Output

The output of the analog comparator is synchronized and then directly connected to ACO. The synchronization introduces a delay of one to two clock cycles.





Bit 4 – ACI: Analog Comparator Interrupt Flag

This bit is set by hardware when a comparator output event triggers the interrupt mode defined by ACIS1 and ACIS0. The analog comparator interrupt routine is executed if the ACIE bit is set and the I-bit in SREG is set. ACI is cleared by hardware when executing the corresponding interrupt handling vector. Alternatively, ACI is cleared by writing a logical one to the flag.

• Bit 3 – ACIE: Analog Comparator Interrupt Enable

When the ACIE bit is written logical one and the I-bit in the status register is set, the analog comparator interrupt is activated. When written logical zero, the interrupt is disabled.

• Bit 2 – ACIC: Analog Comparator Input Capture Enable

When written logical one, this bit enables the input capture function in timer/counter 1 to be triggered by the analog comparator. The comparator output is in this case directly connected to the input capture front-end logic, making the comparator utilize the noise canceller and edge select features of the timer/counter 1 input capture interrupt. When written logical zero, no connection between the analog comparator and the input capture function exists. To make the comparator trigger the timer/counter 1 input capture interrupt, the ICIE1 bit in the timer interrupt mask register (TIMSK1) must be set.

• Bits 1, 0 - ACIS1, ACIS0: Analog Comparator Interrupt Mode Select

These bits determine which comparator events trigger the analog comparator interrupt. The different settings are shown in Table 17-2.

Table 17-2. ACIS1/ACIS0 Settings

ACIS1	ACIS0	Interrupt Mode			
0	0	Comparator Interrupt on Output Toggle.			
0	1	Reserved			
1	0	Comparator Interrupt on Falling Output Edge.			
1	1	Comparator Interrupt on Rising Output Edge.			

When changing the ACIS1/ACIS0 bits, the analog comparator interrupt must be disabled by clearing its interrupt enable bit in the ACSR. Otherwise, an interrupt can occur when the bits are changed.

17.2.3 DIDR0 – Digital Input Disable Register 0



Bits 1, 0 – ADC0D,ADC1D: ADC 1/0 Digital input buffer disable

When this bit is written logical one, the digital input buffer on the AIN1/0 pin is disabled. The corresponding PIN register bit will always read as zero when this bit is set. When an analog signal is applied to the AIN1/0 pin and the digital input from this pin is not needed, this bit should be written logical one to reduce power consumption in the digital input buffer.

18. Analog-to-Digital Converter

18.1 Features

- 10-bit Resolution
- 1.0 LSB Integral Non-linearity
- ±2 LSB Absolute Accuracy
- 65 260µs Conversion Time
- Up to 76kSPS at Maximum Resolution
- Eight Multiplexed Single-Ended Input Channels
- Twelve differential input channels with selectable gain (1x, 20x)
- Temperature sensor input channel
- Optional Left Adjustment for ADC Result Readout
- 0 V_{CC} ADC Input Voltage Range
- 1.1V ADC Reference Voltage
- Free-Running or Single-Conversion Mode
- ADC Start Conversion by Auto Triggering on Interrupt Sources
- Interrupt on ADC Conversion Complete
- Sleep Mode Noise Canceller
- Unipolar / Bipolar Input Mode
- Input Polarity Reversal channels

18.2 Overview

The Atmel[®] ATtiny24/44/84 features a 10-bit successive approximation analog-to-digital converter (ADC). The ADC is connected to 8-pin port A for external sources. In addition to external sources, the internal temperature sensor can be measured by the ADC. The analog multiplexer allows 8 single-ended channels or 12 differential channels from port A. The programmable gain stage provides amplification steps 0dB (1x) and 26dB (20x) for 12 differential ADC channels.

The ADC contains a sample-and-hold circuit which ensures that the input voltage to the ADC is held at a constant level during conversion. A block diagram of the ADC is shown in Figure 18-1 on page 138.

And internal reference voltage of nominally 1.1V is provided on chip. Alternatively, VCC can be used as reference voltage for single-ended channels. There is also an option to use an external voltage reference and turn off the internal voltage reference.





ADC CONVERSION COMPLETE IRQ INTERRUPT FLAGS ADTS2 ADTS0 8-BIT DATA BUS ADIF ADC DATA REGISTER ADC CTRL. & STATUS B REGISTER (ADCSRB) ADC MULTIPLEXER SELECT (ADMUX) ADC CTRL. & STATUS A REGISTER (ADCSRA) TRIGGEF SELECT REFS1.. MUX DECODER PRESCALER V_{CC} CONVERSION LOGIC INTERNAL REFERENCE 1.1V TEMPERATURE SAMPLE & HOLD COMPARATOR SENSOR 10-BIT DAC AGND _ SINGLE ENDED / DIFFERENTIAL SELECTION ADC ADC MULTIPLEXER OUTPUT ADC ADC5 ADC AMPLIFIER ADC2 ADC1 ADC

Figure 18-1. Analog-to-Digital Converter Block Schematic

18.3 ADC Operation

The ADC converts an analog input voltage to a 10-bit digital value through successive approximation. The minimum value represents GND, and the maximum value represents the reference voltage. The voltage reference for the ADC may be selected by writing to the REFS1..0 bits in the ADMUX register. The VCC supply, the AREF pin or an internal 1.1V voltage reference may be selected as the ADC voltage reference.

The analog input channel and differential gain are selected by writing to the MUX5..0 bits in the ADMUX register. Any of the eight ADC input pins ADC7..0 can be selected as single-ended inputs to the ADC. For differential measurements, all adjacent analog inputs can be selected as an input pair. Every input can also be measured with ADC3. These pairs of differential inputs are measured by the ADC through the differential gain amplifier.

If differential channels are selected, the differential gain stage amplifies the voltage difference between the selected input pair by the selected gain factor, 1x or 20x, according to the setting of the MUX0 bit in the ADMUX register. This amplified value then becomes the analog input to the ADC. If single-ended channels are used, the gain amplifier is bypassed altogether.

The offset of the differential channels can be measure by selecting the same input for both negative and positive input. Offset calibration can be done for ADC0, ADC3 and ADC7. When ADC0, ADC3, or ADC7 is selected as both the positive and negative input to the differential gain amplifier, the remaining offset in the gain stage and conversion circuitry can be measured directly as the result of the conversion. This figure can be subtracted from subsequent conversions with the same gain setting to reduce offset error to below 1 LSB.

The on-chip temperature sensor is selected by writing "100010" to the MUX5..0 bits in the ADMUX register.

The ADC is enabled by setting the ADC enable bit (ADEN) in ADCSRA. Voltage reference and input channel selections will not go into effect until ADEN is set. The ADC does not consume power when ADEN is cleared, so it is recommended to switch off the ADC before entering power saving sleep modes.

The ADC generates a 10-bit result which is presented in the ADC data registers, ADCH and ADCL. By default, the result is presented right adjusted, but can optionally be presented left adjusted by setting the ADLAR bit in ADCSRB.

If the result is left adjusted and no more than 8-bit precision is required, it is sufficient to read ADCH. Otherwise, ADCL must be read first, then ADCH, to ensure that the content of the data registers belongs to the same conversion. Once ADCL is read, ADC access to data registers is blocked. This means that if ADCL has been read, and a conversion completes before ADCH is read, neither register is updated, and the result from the conversion is lost. When ADCH is read, ADC access to the ADCH and ADCL registers is re-enabled.

The ADC has its own interrupt which can be triggered when a conversion completes. When ADC access to the data registers is prohibited between reading of ADCH and ADCL, the interrupt will trigger even if the result is lost.

18.4 Starting a Conversion

A single conversion is started by writing a logical one to the ADC start conversion bit, ADSC. This bit stays high as long as the conversion is in progress, and will be cleared by hardware when the conversion is completed. If a different data channel is selected while a conversion is in progress, the ADC will finish the current conversion before performing the channel change.


Alternatively, a conversion can be triggered automatically by various sources. Auto triggering is enabled by setting the ADC auto trigger enable bit (ADATE) in ADCSRA. The trigger source is selected by setting the ADC trigger select bits (ADTS) in ADCSRB (see the description of the ADTS bits for a list of the trigger sources). When a positive edge occurs on the selected trigger signal, the ADC prescaler is reset and a conversion is started. This provides a method of starting conversions at fixed intervals. If the trigger signal still is set when the conversion completes, a new conversion will not be started. If another positive edge occurs on the trigger signal during conversion, the edge will be ignored. Note that an interrupt flag will be set even if the specific interrupt is disabled or the global interrupt enable bit in SREG is cleared. A conversion can thus be triggered without causing an interrupt. However, the Interrupt Flag must be cleared in order to trigger a new conversion at the next interrupt event

<u>AIMEL</u>

139



Figure 18-2. ADC Auto Trigger Logic




Using the ADC interrupt flag as a trigger source makes the ADC start a new conversion as soon as the ongoing conversion has finished. The ADC then operates in free running mode, constantly sampling and updating the ADC data register. The first conversion must be started by writing a logical one to the ADSC bit in ADCSRA. In this mode, the ADC will perform successive conversions independently of whether the ADC interrupt flag (ADIF) is cleared or not.

If auto triggering is enabled, single conversions can be started by writing ADSC in ADCSRA to logical one. ADSC can also be used to determine if a conversion is in progress. The ADSC bit will be read as logical one during a conversion independently of how the conversion was started.

18.5 Prescaling and Conversion Timing

Figure 18-3. ADC Prescaler



By default, the successive approximation circuitry requires an input clock frequency between 50kHz and 200kHz to get maximum resolution. If a lower resolution than 10 bits is needed, the input clock frequency to the ADC can be higher than 200kHz to get a higher sample rate. The ADC module contains a prescaler, which generates an acceptable ADC clock frequency from any CPU frequency above 100kHz.

The prescaling is set by the ADPS bits in ADCSRA. The prescaler starts counting from the moment the ADC is switched on by setting the ADEN bit in ADCSRA. The prescaler keeps running for as long as the ADEN bit is set, and is continuously reset when ADEN is low.

When initiating a single-ended conversion by setting the ADSC bit in ADCSRA, the conversion starts at the following rising edge of the ADC clock cycle.

A normal conversion takes 13 ADC clock cycles. The first conversion after the ADC is switched on (ADEN in ADCSRA is set) takes 25 ADC clock cycles in order to initialize the analog circuitry.

The actual sample-and-hold takes place 1.5 ADC clock cycles after the start of a normal conversion and 14.5 ADC clock cycles after the start of a first conversion. When a conversion is complete, the result is written to the ADC data registers, and ADIF is set. In single-conversion mode, ADSC is cleared simultaneously. The software may then set ADSC again, and a new conversion will be initiated on the first rising ADC clock edge.

When auto triggering is used, the prescaler is reset when the trigger event occurs. This assures a fixed delay from the trigger event to the start of conversion. In this mode, the sample-and-hold takes place two ADC clock cycles after the rising edge on the trigger source signal. Three additional CPU clock cycles are used for synchronization logic.

In free running mode, a new conversion will be started immediately after the conversion completes, while ADSC remains high. For a summary of conversion times, see Table 18-1 on page 142.

Figure 18-4. ADC Timing Diagram, First Conversion (Single Conversion Mode)




Figure 18-5. ADC Timing Diagram, Single Conversion








Figure 18-6. ADC Timing Diagram, Auto Triggered Conversion




Figure 18-7. ADC Timing Diagram, Free Running Conversion




Table 18-1. ADC Conversion Time

Condition	Sample-and-Hold (Cycles from Start of Conversion)	Conversion Time (Cycles)
First conversion	14.5	25
Normal conversions	1.5	13
Auto Triggered conversions	2	13.5

18.6 Changing Channel or Reference Selection

The MUX5:0 and REFS1:0 bits in the ADMUX register are single-buffered through a temporary register to which the CPU has random access. This ensures that the channel and reference selection only takes place at a safe point during the conversion. The channel and reference selection is continuously updated until a conversion is started. Once the conversion starts, the channel and reference selection is locked to ensure a sufficient sampling time for the ADC. Continuous updating resumes in the last ADC clock cycle before the conversion completes (ADIF in ADCSRA is set). Note that the conversion starts on the following rising ADC clock edge after ADSC is written. The user is thus advised not to write new channel or reference selection values to ADMUX until one ADC clock cycle after ADSC is written.

If auto triggering is used, the exact time of the triggering event can be indeterministic. Special care must be taken when updating the ADMUX register in order to control which conversion will be affected by the new setting.

If both ADATE and ADEN are written to logical one, an interrupt event can occur at any time. If the ADMUX register is changed in this period, the user cannot tell if the next conversion is based on the old or the new setting. The ADMUX register can be safely updated in the following ways:

- a. When ADATE or ADEN is cleared.
- b. During conversion, minimum one ADC clock cycle after the trigger event.
- c. After a conversion, before the Interrupt Flag used as the trigger source is cleared.

When updating the ADMUX register in one of these conditions, the new setting will affect the next ADC conversion.

18.6.1 ADC Input Channels

When changing channel selections, the user should observe the following guidelines to ensure that the correct channel is selected:

In single-conversion mode, always select the channel before starting the conversion. The channel selection may be changed one ADC clock cycle after writing logical one to ADSC. However, the simplest method is to wait for the conversion to complete before changing the channel selection.

In free running mode, always select the channel before starting the first conversion. The channel selection may be changed one ADC clock cycle after writing logical one to ADSC. However, the simplest method is to wait for the first conversion to complete, and then change the channel selection. Because the next conversion has already started automatically, the next result will reflect the previous channel selection. Subsequent conversions will reflect the new channel selection.

18.6.2 ADC Voltage Reference

The reference voltage for the ADC (V_{REF}) indicates the conversion range for the ADC. Single-ended channels that exceed V_{REF} will result in codes close to 0x3FF. V_{REF} can be selected as either V_{CC} , internal 1.1V reference, or external AREF pin. The first ADC conversion result after switching the reference voltage source may be inaccurate, and the user is advised to discard this result.





18.7 ADC Noise Canceller

The ADC features a noise canceller that enables conversion during sleep mode to reduce noise induced from the CPU core and other I/O peripherals. The noise canceller can be used with ADC noise reduction and idle modes. To make use of this feature, the following procedure should be used:

- Make sure that the ADC is enabled and is not busy converting. Single-conversion mode must be selected and the ADC conversion complete interrupt must be enabled.
- Enter ADC Noise Reduction mode (or Idle mode). The ADC will start a conversion once the CPU has been halted.
- c. If no other interrupts occur before the ADC conversion completes, the ADC interrupt will wake up the CPU and execute the ADC conversion complete interrupt routine. If another interrupt wakes up the CPU before the ADC conversion is complete, that interrupt will be executed, and an ADC conversion complete interrupt request will be generated when the ADC conversion completes. The CPU will remain in active mode until a new sleep command is executed.

Note that the ADC will not be automatically turned off when entering sleep modes other than idle mode or ADC noise reduction mode. The user is advised to write logical zero to ADEN before entering such sleep modes to avoid excessive power consumption.


18.7.1 Analog Input Circuitry

The analog input circuitry for single-ended channels is illustrated in Figure 18-8 on page 145. An analog source applied to ADCn is subjected to the pin capacitance and input leakage of that pin, regardless of whether that channel is selected as input for the ADC or not. When the channel is selected, the source must drive the S/H capacitor through the series resistance (combined resistance in the input path).

The ADC is optimized for analog signals with an output impedance of approximately $10k\Omega$ or less. If such a source is used, the sampling time will be negligible. If a source with higher impedance is used, the sampling time will depend on how long the source needs to charge the S/H capacitor, with can vary widely. The user is recommended to only use low impedant sources with slowly varying signals, since this minimizes the required charge transfer to the S/H capacitor.

Signal components higher than the Nyquist frequency ($f_{ADC/2}$) should not be present to avoid distortion from unpredictable signal convolution. The user is advised to remove high-frequency components with a low-pass filter before applying the signals as inputs to the ADC.

Figure 18-8. Analog Input Circuitry



18.7.2 Analog Noise Canceling Techniques

Digital circuitry inside and outside the device generates EMI which might affect the accuracy of analog measurements. If conversion accuracy is critical, the noise level can be reduced by applying the following techniques:

- a. Keep analog signal paths as short as possible. Make sure analog tracks run over the analog ground plane, and keep them well away from high-speed switching digital tracks.
- b. Use the ADC noise canceller function to reduce induced noise from the CPU.
- c. If any port pins are used as digital outputs, it is essential that these do not switch while a conversion is in progress.


18.7.3 ADC Accuracy Definitions

An n-bit single-ended ADC converts a voltage linearly between GND and V_{REF} in 2ⁿ steps (LSBs). The lowest code is read as 0, and the highest code is read as 2ⁿ-1.

Several parameters describe the deviation from the ideal behavior:

• Offset Error: The deviation of the first transition (0x000 to 0x001) compared to the ideal transition (at 0.5LSB). Ideal value: 0LSB.

Figure 18-9. Offset Error




145




 Gain Error: After adjusting for offset, the gain error is found as the deviation of the last transition (0x3FE to 0x3FF) compared to the ideal transition (at 1.5LSB below maximum).
 Ideal value: 0LSB

Figure 18-10. Gain Error



 Integral Non-linearity (INL): After adjusting for offset and gain errors, the INL is the maximum deviation of an actual transition compared to an ideal transition for any code. Ideal value: 0LSB.

Figure 18-11. Integral Non-linearity (INL)




• Differential Non-linearity (DNL): The maximum deviation of the actual code width (the interval between two adjacent transitions) from the ideal code width (1LSB). Ideal value: 0LSB.

Figure 18-12. Differential Non-linearity (DNL)

Output Code

0x3FF



- Quantization Error: Due to the quantization of the input voltage into a finite number of codes, a range of input voltages (1LSB wide) will code to the same value. Always ±0.5LSB.
- Absolute Accuracy: The maximum deviation of an actual (unadjusted) transition compared to an ideal transition for any code. This is the compound effect of offset error, gain error, differential error, non-linearity, and quantization error. Ideal value: ±0.5LSB.

18.8 ADC Conversion Result

After the conversion is complete (ADIF is high), the conversion result can be found in the ADC result registers (ADCL, ADCH). The form of the conversion result depends on the type of the conversion, as there are three types of conversion: single-ended conversion, unipolar differential conversion and bipolar differential conversion.

18.8.1 Single Ended Conversion

For single ended conversion, the result is

$$ADC = \frac{V_{IN} \cdot 1024}{V_{REF}}$$

where V_{IN} is the voltage on the selected input pin and V_{REF} the selected voltage reference (see Table 18-3 on page 149 and Table 18-4 on page 150). 0x000 represents analog ground, and 0x3FF represents the selected reference voltage minus 1LSB. The result is presented in one-sided form, from 0x3FF to 0x000.

18.8.2 Unipolar Differential Conversion

If differential channels and an unipolar input mode are used, the result is

$$ADC = \frac{(V_{POS} - V_{NEG}) \cdot 1024}{V_{REF}} \cdot GAIN$$

where VPOs is the voltage on the positive input pin, VNEG the voltage on the negative input pin, and VREF the selected voltage reference.



The voltage of the positive pin must always be larger than the voltage of the negative pin or otherwise the voltage difference is saturated to zero. The result is presented in one-sided form, from 0x000 (0d) through 0x3FF (+1023d). The GAIN is either 1x or 20x.

18.8.3 Bipolar Differential Conversion

If differential channels and a bipolar input mode are used, the result is

$$ADC = \frac{(V_{POS} - V_{NEG}) \cdot 512}{V_{REF}} \cdot GAIN$$

where VPos is the voltage on the positive input pin, VNEG the voltage on the negative input pin, and VREF the selected voltage reference. The result is presented in two's complement form, from 0x200 (-512d) through 0x1FF (+511d). The GAIN is either 1x or 20x. Note that if the user wants to perform a quick polarity check of the result, it is sufficient to read the MSB of the result (ADC9 in ADCH). If the bit is one, the result is negative, and if this bit is zero, the result is positive.

As default the ADC converter operates in the unipolar input mode, but the bipolar input mode can be selected by writing the BIN bit in the ADCSRB to one. In the bipolar input mode two-sided voltage differences are allowed and thus the voltage on the negative input pin can also be larger than the voltage on the positive input pin.

18.9 Temperature Measurement

The temperature measurement is based on an on-chip temperature sensor that is coupled to a single-ended ADC8 channel. Selecting the ADC8 channel by writing the MUX5:0 bits in the ADMUX register to "100010" enables the temperature sensor. The internal 1.1V reference must also be selected for the ADC reference source in the temperature sensor measurement. When the temperature sensor is enabled, the ADC converter can be used in single conversion mode to measure the voltage over the temperature sensor. The measured voltage has a linear relationship to the temperature, as described in Table 51. The voltage sensitivity is approximately 1mV/°C, and the accuracy of the temperature measurement is ±10°C after offset calibration. Bandgap is always calibrated, and its accuracy is only guaranteed between 1.0V and 1.2V

 Table 18-2.
 Temperature vs. Sensor Output Voltage (Typical Case)

Temperature / °C	-40°C	+25°C	+85°C	+125°C
Voltage / mV	243mV	314mv	380mV	424mV

The values described in Table 18-2 on page 148 are typical values. However, due to the process variation, the temperature sensor output voltage varies from one chip to another. To be capable of achieving more accurate results, the temperature measurement can be calibrated in the application software. The software calibration requires that a calibration value be measured and stored in a register or EEPROM for each chip as a part of the production test. The software calibration can be done utilizing the formula:

$$T = \{ [(ADCH << 8) | ADCL] - TOS \} / k$$

where ADCn are the ADC data registers, k is a fixed coefficient and T_{OS} is the temperature sensor offset value determined and stored into EEPROM as a part of the production test.

To obtain best accuracy the coefficient k should be measured using two temperature calibrations. Using offset calibration, set k = 1.0, where $k = (1024*1.07 \text{mV/°C})/1.1 \text{V} \sim 1.0 \text{ [1/°C]}$.

18.10 Register Description

18.10.1 ADMUX – ADC Multiplexer Selection Register

Bit	7	6	5	4	3	2	1	0	
0x07 (0x27)	REFS1	REFS0	MUX5	MUX4	MUX3	MUX2	MUX1	MUX0	ADMUX
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	•
Initial Value	0	0	0	0	0	0	0	0	

Bit 7:6 – REFS1:REFS0: Reference Selection Bits

These bits select the voltage reference for the ADC, as shown in Table 18-3 on page 149. If these bits are changed during a conversion, the change will not go in effect until this conversion is complete (ADIF in ADCSR is set).

Special care should be taken when changing differential channels. Once a differential channel has been selected, the stage may take as much as 25 ADC clock cycles to stabilize to the new value. Thus conversions should not be started within the first 13 clock cycles after selecting a new differential channel. Alternatively, conversion results obtained within this period should be discarded.

The same settling time should be observed for the first differential conversion after changing ADC reference (by changing the REFS1:0 bits in the ADMUX register).

For channels where differential gain is used (i.e., the gain stage), using VCC or an optional external AREF higher than (VCC - 1V) is not recommended, as this will affect ADC accuracy. The internal voltage reference may not be connected to the AREF pin if an external voltage is already being applied to it. The internal voltage reference is connected to the AREF pin when REFS1:0 is set to the value "11".

Table 18-3. Voltage Reference Selections for ADC

REFS1	REFS0	Voltage Reference Selection					
0	0	V_{CC} used as analog reference, disconnected from PA0 (AREF).					
0	1	External Voltage Reference at PA0 (AREF) pin, Internal Voltage Reference turned off.					
1	0	Internal 1.1V Voltage Reference.					
1	1	Reserved.					

• Bits 5:0 - MUX5:0: Analog Channel and Gain Selection Bits

The value of these bits selects which combination of analog inputs are connected to the ADC. In the case of differential input, gain selection is also made with these bits. Selections on Table 18-4 on page 150 show values for single-ended channels and where the differential channels and the offset calibration selections are located. Selecting the single-ended channel ADC8 enables the temperature measurement. See Table 18-4 on page 150 ffor details. If these bits are changed during a conversion, the change will not go into effect until this conversion is complete (ADIF in ADCSRA is set).





Table 18-4. Single Ended Input Channel Selections.

Single Ended Input	MUX50		
ADC0 (PA0)	000000		
ADC1 (PA1)	000001		
ADC2 (PA2)	000010		
ADC3 (PA3)	000011		
ADC4 (PA4)	000100		
ADC5 (PA5)	000101		
ADC6 (PA6)	000110		
ADC7 (PA7)	000111		
Reserved for differential channels ⁽¹⁾	001000 - 011111		
0V (AGND)	100000		
1.1V (I Ref)	100001		
ADC8 ⁽²⁾	100010		
Reserved for offset calibration ⁽³⁾	100011 - 100111		
Reserved for reversal differential channels ⁽¹⁾	101000 - 111111		

- Notes: 1. See Table 18-5 on page 151 for details.
 - 2. "Temperature Measurement" on page 148
 - 3. For offset calibration only. See Table 18-5 on page 151 and "ADC Operation" on page 138

See Table 18-5 on page 151 for details of selection of differential input channels as well as selection of offset calibration channels. The MUX0 bit works as a gain selection bit for differential channels, as shown in Table 18-5 on page 151. When the MUX0 bit is cleared (zero) 1x gain is selected, and when it is set (one) 20x gain is selected. For normal differential channel pairs, the MUX5 bit works as a polarity reversal bit. Toggling of the MUX5 bit reverses the positive and negative channel orientation.

For offset calibration purposes, the offset of certain differential channels can be measured by selecting the same input for both negative and positive input. This calibration can be done for ADC0, ADC3, and ADC7. "ADC Operation" on page 138 describes offset calibration in a more detailed manner.

Table 18-5. Differential Input channel Selections.

Positive Differential	Negative Differential	MUX50			
Input	Input	Gain 1x	Gain 20x		
	ADC0 (PA0) (1)	N/A	100011		
ADC0 (PA0)	ADC1 (PA1)	001000	001001		
	ADC3 (PA3)	001010	001011		
	ADC0 (PA0)	101000	101001		
ADC1 (PA1)	ADC2 (PA2)	001100	001101		
	ADC3 (PA3)	001110	001111		
A D.C.C. (DA.C.)	ADC1 (PA1)	101100	101101		
ADC2 (PA2)	ADC3 (PA3)	010000	010001		
	ADC0 (PA0)	101010	101011		
	ADC1 (PA1)	101110	101111		
	ADC2 (PA2)	110000	110001		
4 D.O. (D4.0)	ADC3 (PA3) ⁽¹⁾	100100	100101		
ADC3 (PA3)	ADC4 (PA4	010010	010011		
	ADC5 (PA5)	010100	010101		
	ADC6 (PA6)	010110	010111		
	ADC7 (PA7)	011000	011001		
ADO4 (DA4	ADC3 (PA3)	110010	110011		
ADC4 (PA4	ADC5 (PA5)	011010	011011		
	ADC3 (PA3)	110100	110101		
ADC5 (PA5)	ADC4 (PA4)	111010	111011		
	ADC6 (PA6)	011100	011101		
	ADC3 (PA3)	110110	110111		
ADC6 (PA6)	ADC5 (PA5)	111100	111101		
	ADC7 (PA7)	011110	011111		
	ADC3 (PA3)	111000	111001		
ADC7 (PA7)	ADC6 (PA6)	111110	111111		
	ADC7 (PA7) ⁽¹⁾	100110	100111		

^{1.} For offset calibration only.See "ADC Operation" on page 138



18.10.2 ADCSRA - ADC Control and Status Register A

Bit	7	6	5	4	3	2	1	0	
0x06 (0x26)	ADEN	ADSC	ADATE	ADIF	ADIE	ADPS2	ADPS1	ADPS0	ADCSRA
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	•
Initial Value	0	0	0	0	0	0	0	0	

• Bit 7 - ADEN: ADC Enable

Writing this bit to logical one enables the ADC. By writing it to zero, the ADC is turned off. Turning the ADC off while a conversion is in progress will terminate the conversion.

• Bit 6 - ADSC: ADC Start Conversion

In single-conversion mode, write this bit to logical one to start each conversion. In free running mode, write this bit to logical one to start the first conversion. The first conversion after ADSC has been written and after the ADC has been enabled, or if ADSC is written at the same time as the ADC is enabled, will take 25 ADC clock cycles instead of the normal 13. This first conversion initializes the ADC.

ADSC will read as one as long as a conversion is in progress. When the conversion is complete, it returns to zero. Writing logical zero to this bit has no effect.

• Bit 5 - ADATE: ADC Auto Trigger Enable

When this bit is written to logical one, auto triggering of the ADC is enabled. The ADC will start a conversion on a positive edge of the selected trigger signal. The trigger source is selected by setting the ADC trigger select bits (ADTS in ADCSRB).

Bit 4 – ADIF: ADC Interrupt Flag

This bit is set when an ADC conversion completes and the data registers are updated. The ADC conversion complete interrupt is executed if the ADIE bit and the I-bit in SREG are set. ADIF is cleared by hardware when executing the corresponding interrupt handling vector. Alternatively, ADIF is cleared by writing a logical one to the flag. Beware that if performing a read-modify-write on ADCSRA, a pending interrupt can be disabled. This also applies if the SBI instruction is used.

Bit 3 – ADIE: ADC Interrupt Enable

When this bit is written to logical one and the I-bit in SREG is set, the ADC conversion complete interrupt is activated.

• Bits 2:0 - ADPS2:0: ADC Prescaler Select Bits

These bits determine the division factor between the system clock frequency and the input clock to the ADC.

Table 18-6. ADC Prescaler Selections

ADPS2	ADPS1	ADPS0	Division Factor
0	0	0	2
0	0	1	2
0	1	0	4
0	1	1	8

 Table 18-6.
 ADC Prescaler Selections (Continued)

ADPS2	ADPS1	ADPS0	Division Factor
1	0	0	16
1	0	1	32
1	1	0	64
1	1	1	128

18.10.3 ADCL and ADCH – ADC Data Register

18.10.3.1 ADLAR = 0

Bit	15	14	13	12	11	10	9	8	-
0x05 (0x25)	_	-	-	-	-	-	ADC9	ADC8	ADCH
0x04 (0x24)	ADC7	ADC6	ADC5	ADC4	ADC3	ADC2	ADC1	ADC0	ADCL
	7	6	5	4	3	2	1	0	
Read/Write	R	R	R	R	R	R	R	R	
	R	R	R	R	R	R	R	R	
Initial Value	0	0	0	0	0	0	0	0	
	0	0	0	0	0	0	0	0	

18.10.3.2 ADLAR = 1

Bit	15	14	13	12	11	10	9	8	
0x05 (0x25)	ADC9	ADC8	ADC7	ADC6	ADC5	ADC4	ADC3	ADC2	ADCH
0x04 (0x24)	ADC1	ADC0	-	-	-	-	-	-	ADCL
	7	6	5	4	3	2	1	0	•
Read/Write	R	R	R	R	R	R	R	R	
	R	R	R	R	R	R	R	R	
Initial Value	0	0	0	0	0	0	0	0	
	0	0	0	0	0	0	0	0	

When an ADC conversion is complete, the result is found in these two registers.

When ADCL is read, the ADC Data Register is not updated until ADCH is read. Consequently, if the result is left adjusted and no more than 8-bit precision is required, it is sufficient to read ADCH. Otherwise, ADCL must be read first, then ADCH.

The ADLAR bit in ADCSRB, and the MUXn bits in ADMUX affect the way the result is read from the registers. If ADLAR is set, the result is left adjusted. If ADLAR is cleared (default), the result is right adjusted.

ADC9:0: ADC Conversion Result

These bits represent the result from the conversion, as detailed in "ADC Conversion Result" on page 147.





18.10.4 ADCSRB - ADC Control and Status Register B

Bit	7	6	5	4	3	2	1	0	
0x03 (0x23)	BIN	ACME	-	ADLAR	-	ADTS2	ADTS1	ADTS0	ADCSRB
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	■.
Initial Value	0	0	0	0	0	0	0	0	

Bits 7 – BIN: Bipolar Input Mode

The gain stage is working in the unipolar mode by default, but the bipolar mode can be selected by writing the BIN bit in the ADCSRB register. In the unipolar mode, only one-sided conversions are supported, and the voltage on the positive input must always be larger than the voltage on the negative input. Otherwise, the result is saturated to the voltage reference. In the bipolar mode, two-sided conversions are supported, and the result is represented in two's complement form. In unipolar mode, the resolution is 10 bits, and in bipolar mode the resolution is 9 bits + 1 sign bit.

• Bit 6 - ACME: Analog Comparator Multiplexer Enable

See "ADCSRB - ADC Control and Status Register B" on page 135.

Bit 5 – Res: Reserved Bit

This bit is reserved bit in the Atmel® ATtiny24/44/84, and will always read as what was written there.

• Bit 4 - ADLAR: ADC Left Adjust Result

The ADLAR bit affects the presentation of the ADC conversion result in the ADC data register. Write logical one to ADLAR to left adjust the result. Otherwise, the result is right adjusted. Changing the ADLAR bit will affect the ADC data register immediately, regardless of any ongoing conversions. For a complete description of this bit, see "ADCL and ADCH – ADC Data Register" on page 153.

• Bit 3 - Res: Reserved Bit

This bit is reserved bit in the Atmel® ATtiny24/44/84, and will always read as what was written there.

Bits 2:0 – ADTS2:0: ADC Auto Trigger Source

If ADATE in ADCSRA is written to logical one, the value of these bits selects which source will trigger an ADC conversion. If ADATE is cleared, the ADTS2:0 settings will have no effect. A conversion will be triggered by the rising edge of the selected interrupt flag. Note that switching from a trigger source that is cleared to a trigger source that is set will generate a positive edge on the trigger signal. If ADEN in ADCSRA is set, this will start a conversion. Switching to free running mode (ADTS[2:0]=0) will not cause a trigger event, even if the ADC Interrupt Flag is set.

Table 18-7. ADC Auto Trigger Source Selections

ADTS2	ADTS1	ADTS0	Trigger Source
0	0	0	Free Running mode
0	0	1	Analog Comparator
0	1	0	External Interrupt Request 0
0	1	1	Timer/Counter0 Compare Match A
1	0	0	Timer/Counter0 Overflow
1	0	1	Timer/Counter1 Compare Match B
1	1	0	Timer/Counter1 Overflow
1	1	1	Timer/Counter1 Capture Event

18.10.5 DIDR0 - Digital Input Disable Register 0

Bit	7	6	5	4	3	2	1	0	
0x01 (0x21)	ADC7D	ADC6D	ADC5D	ADC4D	ADC3D	ADC2D	ADC1D	ADC0D	DIDR0
Read/Write	R/W	ı							
Initial Value	0	0	0	0	0	0	0	0	

• Bits 7..0 - ADC7D..ADC0D: ADC7..0 Digital Input Disable

When this bit is written logical one, the digital input buffer on the corresponding ADC pin is disabled. The corresponding PIN register bit will always read as zero when this bit is set. When an analog signal is applied to the ADC7..0 pin and the digital input from this pin is not needed, this bit should be written logical one to reduce power consumption in the digital input buffer.





19. debugWIRE On-chip Debug System

19.1 Features

- Complete Program Flow Control
- Emulates All On-chip Functions, Both Digital and Analog, except RESET Pin
- Real-time Operation
- Symbolic Debugging Support (Both at C and Assembler Source Level, or for Other HLLs)
- Unlimited Number of Program Break Points (Using Software Break Points)
- Non-intrusive Operation
- Electrical Characteristics Identical to Real Device
- Automatic Configuration System
- High-Speed Operation
- Programming of Non-volatile Memories

19.2 Overview

The debugWIRE On-chip debug system uses a One-wire, bi-directional interface to control the program flow, execute AVR® instructions in the CPU and to program the different non-volatile memories.

19.3 Physical Interface

When the debugWIRE Enable (DWEN) Fuse is programmed and Lock bits are unprogrammed, the debugWIRE system within the target device is activated. The RESET port pin is configured as a wire-AND (open-drain) bi-directional I/O pin with pull-up enabled and becomes the communication gateway between target and emulator.

Figure 19-1. The debugWIRE Setup




Figure 19-1 on page 156 shows the schematic of a target MCU, with debugWIRE enabled, and the emulator connector. The system clock is not affected by debugWIRE and will always be the clock source selected by the CKSEL Fuses.

When designing a system where debugWIRE will be used, the following observations must be made for correct operation:

- Pull-Up resistor on the dW/(RESET) line must be in the range of 10k to $20k\Omega$ However, the pull-up resistor is optional.
- \bullet Connecting the RESET pin directly to V_{CC} will not work.
- Capacitors inserted on the RESET pin must be disconnected when using debugWire.
- All external reset sources must be disconnected.

19.4 Software Break Points

debugWIRE supports program memory break points by the Atmel[®] AVR[®] BREAK instruction. Setting a break point in AVR Studio[®] will insert a BREAK instruction in the program memory. The instruction replaced by the BREAK instruction will be stored. When program execution is continued, the stored instruction will be executed before continuing from the program memory. A break can be inserted manually by putting the BREAK instruction in the program.

The flash must be re-programmed each time a break point is changed. This is automatically handled by AVR Studio through the debugWIRE interface. The use of break points will therefore reduce the flash data retention. Devices used for debugging purposes should not be shipped to end customers.

19.5 Limitations of debugWIRE

The debugWIRE communication pin (dW) is physically located on the same pin as the external reset (RESET). An external reset source is, therefore, not supported when the debugWIRE is enabled.


The debugWIRE system accurately emulates all I/O functions when running at full speed, i.e., when the program in the CPU is running. When the CPU is stopped, care must be taken while accessing some of the I/O registers via the debugger (AVR Studio). See the debugWIRE documentation for a detailed description of the limitations.

A programmed DWEN fuse enables some parts of the clock system to be running in all sleep modes. This will increase the power consumption while in sleep. Thus, the DWEN fuse should be disabled when debugWire is not used.

19.6 Register Description

The following section describes the registers used with the debugWire system.

19.6.1 DWDR – debugWire Data Register



The debugWire data register (DWDR) provides a communication channel from the program running in the MCU to the debugger. This register is only accessible by the debugWIRE system, and can, therefore, not be used as a general purpose register in normal operations.





20. Self-Programming the Flash

The device provides a self-programming mechanism (SPM) for downloading and uploading program code by the MCU itself. The self programming can use any available data interface and associated protocol to read code and write (program) that code into program memory.

Program memory is updated in a page-by-page fashion. Before programming a page with the data stored in the temporary page buffer, the page must be erased. The temporary page buffer is filled one word at a time using SPM, and the buffer can be filled either before the page erase command or between a page erase and a page write operation:

Alternative 1 - Fill the buffer before a page erase

- Fill the temporary page buffer
- Perform a Page Erase
- Perform a Page Write

Alternative 2 - Fill the buffer after a page erase

- Perform a Page Erase
- Fill the temporary page buffer
- Perform a Page Write

If only a part of the page needs to be changed, the rest of the page must be stored (for example in the temporary page buffer) before the erase, and then be re-written. When using alternative 1, the boot loader provides an effective read-modify-write feature, which allows the user software to first read the page and do the necessary changes, and then write back the modified data. If alternative 2 is used, it is not possible to read the old data while loading because the page is already erased. The temporary page buffer can be accessed in a random sequence. It is essential that the page address used in both the page erase and page write operation is addressing the same page.

20.1 Performing Page Erase by SPM

To execute a page erase, set up the address in the Z-pointer, write "00000011" to SPMCSR, and execute SPM within four clock cycles after writing SPMCSR. The data in R1 and R0 are ignored. The page address must be written to PCPAGE in the Z-register. Other bits in the Z-pointer will be ignored during this operation.

The CPU is halted during the page erase operation.

20.2 Filling the Temporary Buffer (Page Loading)

To write an instruction word, set up the address in the Z-pointer and data in R1:R0, write "00000001" to SPMCSR and execute SPM within four clock cycles after writing SPMCSR. The content of PCWORD in the Z-register is used to address the data in the temporary buffer. The temporary buffer will auto-erase after a Page Write operation or by writing the CTPB bit in SPMCSR. It is also erased after a system reset. Note that it is not possible to write more than one time to each address without erasing the temporary buffer.

If the EEPROM is written in the middle of an SPM Page Load operation, all data loaded will be lost.

20.3 Performing a Page Write

To execute a page write, set up the address in the Z-pointer, write "00000101" to SPMCSR, and execute SPM within four clock cycles after writing SPMCSR. The data in R1 and R0 are ignored. The page address must be written to PCPAGE. Other bits in the Z-pointer must be written to zero during this operation.

The CPU is halted during the page write operation.

20.4 Addressing the Flash During Self-Programming

The Z-pointer is used to address the SPM commands.

Bit	15	14	13	12	11	10	9	8
ZH (R31)	Z15	Z14	Z13	Z12	Z11	Z10	Z 9	Z8
ZL (R30)	Z 7	Z6	Z 5	Z4	Z 3	Z2	Z1	Z0
	7	6	5	1	3	2	1	٥

Because the Flash is organized in pages (see Table 21-7 on page 166), the Program Counter can be treated as having two different sections. One section, consisting of the least significant bits, is addressing the words within a page, while the most significant bits are addressing the pages. This is shown in Figure 21-1 on page 167. Note that the Page Erase and Page Write operations are addressed independently. Therefore it is of major importance that the software addresses the same page in both the Page Erase and Page Write operation.

The LPM instruction uses the Z-pointer to store the address. Because this instruction addresses the flash byte-by-byte, the LSB (bit Z0) of the Z-pointer is also used.

ZPCMSB ZPAGEMSB Z - REGISTER **PROGRAM** PCPAGE **PCWORD** COUNTER PAGE ADDRESS WORD ADDRESS WITHIN THE FLASH WITHIN A PAGE PROGRAM MEMORY PAGE PCWORD[PAGEMSB:0]: PAGE INSTRUCTION WORD 01 02 PAGEEND

Figure 20-1. Addressing the Flash During SPM⁽¹⁾

Note: 1. The different variables used in Figure 20-1 are listed in Table 21-7 on page 166.





20.4.1 EEPROM Write Prevents Writing to SPMCSR

Note that an EEPROM write operation will block all software programming to flash. Reading the fuses and lock bits from software will also be prevented during the EEPROM write operation. It is recommended that the user check the status bit (EEPE) in the EECR register and verify that the bit is cleared before writing to SPMCSR.

20.4.2 Reading the Lock and Fuse Bits from Software

It is possible to read both the lock and fuse bits from software. To read the lock bits, load the Z-pointer with 0x0001 and set the RFLB and SPMEN bits in SPMCSR. When an LPM instruction is executed within three CPU cycles after the RFLB and SPMEN bits are set in SPMCSR, the value of the lock bits will be loaded in the destination register. The RFLB and SPMEN bits will auto-clear upon completion of reading the lock bits, or if no LPM instruction is executed within three CPU cycles, or if no SPM instruction is executed within four CPU cycles. When RFLB and SPMEN are cleared, LPM will work as described in the instruction set summary.

Bit	7	6	5	4	3	2	1	0
Rd	-	-	-	-	-	-	LB2	LB1

The algorithm for reading the fuse low byte (FLB) is similar to the one described above for reading the lock bits. To read the fuse low byte, load the Z-pointer with 0x0000 and set the RFLB and SPMEN bits in SPMCSR. When an LPM instruction is executed within three cycles after the RFLB and SPMEN bits are set in the SPMCSR, the value of the fuse low byte will be loaded in the destination register as shown below. See Table 21-5 on page 165 for a detailed description and mapping of the fuse low byte.

Bit	7	6	5	4	3	2	1	0
Rd	FLB7	FLB6	FLB5	FLB4	FLB3	FLB2	FLB1	FLB0

Similarly, when reading the fuse high byte (FHB), load 0x0003 in the Z-pointer. When an LPM instruction is executed within three cycles after the RFLB and SPMEN bits are set in the SPMCSR, the value of the fuse high byte will be loaded in the destination register as shown below. See Table 21-4 on page 164 for detailed description and mapping of the fuse high byte.

Bit	7	6	5	4	3	2	1	0
Rd	FHB7	FHB6	FHB5	FHB4	FHB3	FHB2	FHB1	FHB0

Lock and fuse bits that are programmed will be read as zero. Lock and fuse bits that are unprogrammed, will be read as one.

20.4.3 Preventing Flash Corruption

During periods of low V_{CC} , the Flash program can be corrupted because the supply voltage is too low for the CPU and the Flash to operate properly. These issues are the same as for board-level systems using flash, and the same design solutions should be applied.

Flash program corruption can occur for two reasons when the voltage is too low. First, a regular write sequence to the flash requires a minimum voltage to operate correctly. Secondly, the CPU itself can execute instructions incorrectly if the supply voltage is too low.

Flash corruption can easily be avoided by following at least one these design recommendations:

- 1. Keep the Atmel[®] AVR[®] RESET active (low) during periods of insufficient power supply voltage. This can be done by enabling the internal Brown-out Detector (BOD) if the operating voltage matches the detection level. If not, an external low V_{CC} reset protection circuit can be used. If a reset occurs while a write operation is in progress, the write operation will be completed provided the power supply voltage is sufficient.
- Keep the AVR core in power-down sleep mode during periods of low VCC. This will prevent the CPU from attempting to decode and execute instructions, effectively protecting SPMCSR and, thus, the flash from unintentional writes.

20.4.4 Programming Time for Flash when Using SPM

The calibrated RC Oscillator is used to time Flash accesses. Table 20-1 shows the typical programming time for Flash accesses from the CPU.

Table 20-1. SPM Programming Time⁽¹⁾


Symbol	Min Programming Time	Max Programming Time
Flash write (Page Erase, Page Write, and write Lock bits by SPM)	3.7 ms	4.5 ms

Note: 1. The min and max programming times are per individual operation.

20.5 Register Description

20.5.1 SPMCSR – Store Program Memory Control and Status Register

The Store Program Memory Control and Status Register contains the control bits needed to control Program memory operations.



• Bits 7..5 - Res: Reserved Bits

These bits are reserved bits in the ATtiny24/44/84 and always read as zero.

Bit 4 – CTPB: Clear Temporary Page Buffer

If the CTPB bit is written while filling the temporary page buffer, the temporary page buffer will be cleared and the data will be lost.

Bit 3 – RFLB: Read Fuse and Lock Bits

An LPM instruction within three cycles after RFLB and SPMEN are set in SPMCSR will read either the lock bits or the fuse bits (depending on Z0 in the Z-pointer) in the destination register. See "EEPROM Write Prevents Writing to SPMCSR" on page 160 for details.

Bit 2 – PGWRT: Page Write

If this bit is written to one at the same time as SPMEN, the next SPM instruction within four clock cycles executes Page Write, with the data stored in the temporary buffer. The page address is taken from the high part of the Z-pointer.





The data in R1 and R0 are ignored. The PGWRT bit will auto-clear upon completion of a Page Write, or if no SPM instruction is executed within four clock cycles. The CPU is halted during the entire Page Write operation.

• Bit 1 - PGERS: Page Erase

If this bit is written to logical one at the same time as SPMEN, the next SPM instruction within four clock cycles executes a page erase. The page address is taken from the high part of the Z-pointer. The data in R1 and R0 are ignored. The PGERS bit will auto-clear upon completion of a page erase, or if no SPM instruction is executed within four clock cycles. The CPU is halted during the entire page erase operation.

• Bit 0 - SPMEN: Store Program Memory Enable

This bit enables the SPM instruction for the next four clock cycles. If written to logical one together with either CTPB, RFLB, PGWRT, or PGERS, the following SPM instruction will have a special meaning (see description above). If only SPMEN is written, the following SPM instruction will store the value in R1:R0 in the temporary page buffer addressed by the Z-pointer. The LSB of the Z-pointer is ignored. The SPMEN bit will auto-clear upon completion of an SPM instruction, or if no SPM instruction is executed within four clock cycles. During page erase and page write, the SPMEN bit remains high until the operation is completed.

Writing any combination other than "10001", "01001", "00101", "00011", or "00001" in the lower five bits will have no effect.

21. Memory Programming

This section describes the different methods for programming the Atmel® ATtiny24/44/84 memories.

21.1 Program And Data Memory Lock Bits

The ATtiny24/44/84 provides two lock bits which can be left unprogrammed (set to one) or can be programmed (set to zero) to obtain the additional security listed in Table 21-2 on page 163. The lock bits can only be erased to one with the chip erase command.

Program memory can be read via the debugWIRE interface when the DWEN fuse is programmed even if the lock bits are set. Thus, when lock bit security is required, debugWIRE should always be disabled by clearing the DWEN fuse.

Table 21-1. Lock Bit Byte⁽¹⁾

Lock Bit Byte	Bit No	Description	Default Value
	7	_	1 (unprogrammed)
	6	_	1 (unprogrammed)
	5	_	1 (unprogrammed)
	4	-	1 (unprogrammed)
	3	_	1 (unprogrammed)
	2	_	1 (unprogrammed)
LB2	1	Lock bit	1 (unprogrammed)
LB1	0	Lock bit	1 (unprogrammed)

Note: 1. "1" means unprogrammed, "0" means programmed

Table 21-2. Lock Bit Protection Modes⁽¹⁾⁽²⁾

Memory Lock Bits		ts	Protection Type
LB Mode	LB2	LB1	
1	1	1	No memory lock features enabled.
2	1	0	Further programming of the Flash and EEPROM is disabled in High-voltage and Serial Programming mode. The Fuse bits are locked in both Serial and High-voltage Programming mode. (1) debugWire is disabled.
3	0	0	Further programming and verification of the Flash and EEPROM is disabled in High-voltage and Serial Programming mode. The Fuse bits are locked in both Serial and High-voltage Programming mode. ⁽¹⁾ debugWire is disabled.

Notes: 1. Program the Fuse bits before programming LB1 and LB2.

2. "1" means unprogrammed, "0" means programmed



21.2 Fuse Bytes

The Atmel® ATtiny24/44/84 has three fuse bytes. Table 21-4 on page 164 to Table 21-5 on page 165 describe briefly the functionality of all the fuses and how they are mapped into the fuse bytes. Note that the fuses are read as logical zero ("0") if they are programmed.

Table 21-3. Fuse Extended Byte

Fuse High Byte	Bit No	Description	Default Value
	7	-	1 (unprogrammed)
	6	-	1 (unprogrammed)
	5	-	1 (unprogrammed)
	4	-	1 (unprogrammed)
	3	-	1 (unprogrammed)
	2	-	1 (unprogrammed)
	1	-	1 (unprogrammed)
SELFPRGEN	0	Self programming enable	1 (unprogrammed)

Table 21-4. Fuse High Byte

Fuse High Byte	Bit No	Description	Default Value
RSTDISBL ⁽¹⁾	7	External Reset disable	1 (unprogrammed)
DWEN ⁽²⁾	6	DebugWIRE Enable	1 (unprogrammed)
SPIEN ⁽³⁾	6	Enable Serial Program and Data Downloading	0 (programmed, SPI prog. enabled)
WDTON ⁽⁴⁾	4	Watchdog Timer always on	1 (unprogrammed)
EESAVE	3	EEPROM memory is preserved through the Chip Erase	1 (unprogrammed, EEPROM not preserved)
BODLEVEL2 ⁽⁵⁾	2	Brown-out Detector trigger level	1 (unprogrammed)
BODLEVEL1 ⁽⁵⁾	1	Brown-out Detector trigger level	1 (unprogrammed)
BODLEVELO ⁽⁵⁾	0	Brown-out Detector trigger level	1 (unprogrammed)

- Notes: 1. See "Alternate Functions of Port B" on page 68 for description of RSTDISBL and DWEN Fuses. When programming the RSTDISBL Fuse, High-voltage Serial programming has to be used to change fuses to perform further programming
 - 2. DWEN must be unprogrammed when Lock Bit security is required. See "Program And Data Memory Lock Bits" on page 163.
 - 3. The SPIEN Fuse is not accessible in SPI Programming mode.
 - 4. See "WDT Configuration as a Function of the Fuse Settings of WDTON" on page 45 for
 - 5. See Table 22-5 on page 181 for BODLEVEL Fuse decoding.

Table 21-5. Fuse Low Byte

Fuse Low Byte	Bit No	Description	Default Value
CKDIV8 ⁽¹⁾	7	Divide clock by 8	0 (programmed)
CKOUT	6	Clock Output Enable	1 (unprogrammed)
SUT1	5	Select start-up time	1 (unprogrammed) ⁽²⁾
SUT0	4	Select start-up time	0 (programmed) ⁽²⁾
CKSEL3	3	Select Clock source	0 (programmed) ⁽³⁾
CKSEL2	2	Select Clock source	0 (programmed) ⁽³⁾
CKSEL1	1	Select Clock source	1 (unprogrammed) ⁽³⁾
CKSEL0	0	Select Clock source	0 (programmed) ⁽³⁾

- Notes: 1. See "System Clock Prescaler" on page 31 for details.
 - 2. The default value of SUT1..0 results in maximum start-up time for the default clock source. See Table 7-7 on page 29 for details.
 - 3. The default setting of CKSEL3..0 results in internal RC Oscillator @ 8.0 MHz. See Table 7-6 on page 29 for details.

The status of the fuse bits is not affected by chip erase. Note that the fuse bits are locked if lock bit 1 (LB1) is programmed. Program the fuse bits before programming the lock bits.

21.2.1 **Latching of Fuses**

The fuse values are latched when the device enters programming mode, and changes in the fuse values will have no effect until the part leaves programming mode. This does not apply to the EESAVE fuse, which will take effect once it is programmed. The fuses are also latched on power-up in normal mode.

21.3 **Signature Bytes**

All Atmel® microcontrollers have a three-byte signature code that identifies the device. This code can be read in both serial and high-voltage programming mode, even when the device is locked. The three bytes reside in a separate address space. For the Atmel ATtiny24/44/84, the signature bytes are given in Table 21-6.

Table 21-6. Device ID

	Signature Bytes Address					
Device	0x000	0x001	0x002			
ATtiny24	0x1E	0x91	0x0B			
ATtiny44	0x1E	0x92	0x07			
ATtiny84	0x1E	0x93	0x0C			

21.4 Calibration Byte

The signature area of the Atmel ATtiny24/44/84 has one byte of calibration data for the internal RC oscillator. This byte resides in the high byte of address 0x000. During reset, this byte is automatically written into the OSCCAL register to ensure the correct frequency of the calibrated RC oscillator.





21.5 Page Size

Table 21-7. No. of Words in a Page and No. of Pages in the Flash

Device	Flash Size	Page Size	PCWORD	No. of Pages	PCPAGE	PCMSB
ATtiny24	1K words (2K bytes)	16 words	PC[3:0]	64	PC[9:4]	9
ATtiny44	2K words (4K bytes)	32 words	PC[4:0]	64	PC[10:5]	10
ATtiny84	4K words (8K bytes)	32 words	PC[4:0]	128	PC[11:5]	11


Table 21-8. No. of Words in a Page and No. of Pages in the EEPROM

Device	EEPROM Size	Page Size	PCWORD	No. of Pages	PCPAGE	EEAMSB
ATtiny24	128 bytes	4 bytes	EEA[1:0]	32	EEA[6:2]	6
ATtiny44	256 bytes	4 bytes	EEA[1:0]	64	EEA[7:2]	7
ATtiny84	512 bytes	4 bytes	EEA[1:0]	128	EEA[8:2]	8

21.6 Serial Downloading

Both the Flash and EEPROM memory arrays can be programmed using the serial SPI bus while RESET is pulled to GND. The serial interface consists of pins SCK, MOSI (input) and MISO (output). After RESET is set low, the Programming Enable instruction needs to be executed first before program/erase operations can be executed. NOTE, in Table 21-9 on page 167, the pin mapping for SPI programming is listed. Not all parts use the SPI pins dedicated for the internal SPI interface.

Figure 21-1. Serial Programming and Verify⁽¹⁾



Note: 1. If the device is clocked by the internal oscillator, it is not needed to connect a clock source to the CLKI pin.

Table 21-9. Pin Mapping Serial Programming

Symbol	Pins	I/O	Description
MOSI	PA6	I	Serial Data in
MISO	PA5	0	Serial Data out
SCK	PA4	I	Serial Clock

When programming the EEPROM, an auto-erase cycle is built into the self-timed programming operation (in serial mode only), and there is no need to first execute the chip erase instruction. The chip erase operation turns the content of every memory location in both the program and EEPROM arrays into 0xFF.

Depending on the CKSEL fuses, a valid clock must be present. The minimum low and high periods for the serial clock (SCK) input are defined as follows:

Low: > 2 CPU clock cycles for $f_{ck} < 12$ MHz, 3 CPU clock cycles for $f_{ck} >= 12$ MHz

High: > 2 CPU clock cycles for $f_{ck} <$ 12MHz, 3 CPU clock cycles for $f_{ck} >=$ 12MHz



21.6.1 Serial Programming Algorithm

When writing serial data to the Atmel[®] AVR[®] ATtiny24/44/84, data are clocked on the rising edge of SCK.

When reading data from the Atmel ATtiny24/44/84, data are clocked on the falling edge of SCK. See Figure 22-3 and Figure 22-4 for timing details.

To program and verify the Atmel ATtiny24/44/84 in the serial programming mode, the following sequence is recommended (see four-byte instruction formats in Table 21-11):

- 1. Power-up sequence:
 - Apply power between V_{CC} and GND while RESET and SCK are set to "0". In some systems, the programmer can not guarantee that SCK is held low during power-up. In this case, RESET must be given a positive pulse of at least two CPU clock cycles duration after SCK has been set to "0".
- 2. Wait for at least 20ms and enable serial programming by sending the Programming Enable serial instruction to pin MOSI.
- 3. The serial programming instructions will not work if the communication is out of synchronization. When in sync, the second byte (0x53) will echo back when issuing the third byte of the programming enable instruction. Regardless of whether the echo is correct or not, all four bytes of the instruction must be transmitted. If the 0x53 did not echo back, give RESET a positive pulse and issue a new programming enable command.
- 4. The flash is programmed one page at a time. The memory page is loaded one byte at a time by supplying the five LSBs of the address and data together with the load program memory page instruction. To ensure correct loading of the page, the data low byte must be loaded before the data high byte is applied for a given address. The program memory page is stored by loading the write program memory page instruction with the three MSBs of the address. If polling (RDY/BSY) is not used, the user must wait at least tWD_FLASH before issuing the next page. (See Table 21-10 on page 169.) Accessing the serial programming interface before the Flash write operation completes can result in incorrect programming.
- 5. **A:** The EEPROM array is programmed one byte at a time by supplying the address and data together with the appropriate Write instruction. An EEPROM memory location is first automatically erased before new data are written. If polling (RDY/BSY) is not used, the user must wait at least t_{WD_EEPROM} before issuing the next byte. (See Table 21-10 on page 169.) In a chip erased device, no 0xFFs in the data file(s) need to be programmed.
 - **B:** The EEPROM array is programmed one page at a time. The Memory page is loaded one byte at a time by supplying the two LSBs of the address and data together with the Load EEPROM Memory Page instruction. The EEPROM Memory Page is stored by loading the Write EEPROM Memory Page Instruction with the four MSBs of the address. When using EEPROM page access only byte locations loaded with the Load EEPROM Memory Page instruction is altered. The remaining locations remain unchanged. If polling (RDY/BSY) is not used, the used must wait at least t_{WD_EEPROM} before issuing the next page (See Table 21-10 on page 169). In a chip-erased device, no 0xFF in the data file(s) need to be programmed.
- 6. Any memory location can be verified by using the Read instruction which returns the content at the selected address at serial output MISO.
- 7. At the end of the programming session, RESET can be set high to commence normal operation.

 Power-off sequence (if needed): Set RESET to "1". Turn V_{CC} power off.

 Table 21-10.
 Minimum Wait Delay Before Writing the Next Flash or EEPROM Location

Symbol	Minimum Wait Delay
t _{WD_FLASH}	4.5ms
t _{WD_EEPROM}	4.0ms
t _{WD_ERASE}	4.0ms
t _{WD_FUSE}	4.5ms

21.6.2 Serial Programming Instruction set

Table 21-11 on page 169 and Figure 21-2 on page 170 describes the Instruction set.

Table 21-11. Serial Programming Instruction Set

	Instruction Format					
Instruction/Operation ⁽¹⁾	Byte 1	Byte 2	Byte 3	Byte4		
Programming Enable	\$AC	\$53	\$00	\$00		
Chip Erase (Program Memory/EEPROM)	\$AC	\$80	\$00	\$00		
Poll RDY/BSY	\$F0	\$00	\$00	data byte out		
Load Instructions						
Load Extended Address byte	\$4D	\$00	Extended adr	\$00		
Load Program Memory Page, High byte	\$48	adr MSB	adr LSB	high data byte in		
Load Program Memory Page, Low byte	\$40	adr MSB	adr LSB	low data byte in		
Load EEPROM Memory Page (page access)	\$C1	\$00	adr LSB	data byte in		
Read Instructions						
Read Program Memory, High byte	\$28	adr MSB	adr LSB	high data byte out		
Read Program Memory, Low byte	\$20	adr MSB	adr LSB	low data byte out		
Read EEPROM Memory	\$A0	\$00	adr LSB	data byte out		
Read Lock bits	\$58	\$00	\$00	data byte out		
Read Signature Byte	\$30	\$00	adr LSB	data byte out		
Read Fuse bits	\$50	\$00	\$00	data byte out		
Read Fuse High bits	\$58	\$08	\$00	data byte out		
Read Extended Fuse Bits	\$50	\$08	\$00	data byte out		
Read Calibration Byte	\$38	\$00	\$00	data byte out		
Write Instructions ⁽⁶⁾						
Write Program Memory Page	\$4C	adr MSB	adr LSB	\$00		
Write EEPROM Memory	\$C0	\$00	adr LSB	data byte in		
Write EEPROM Memory Page (page access)	\$C2	\$00	adr LSB	\$00		
Write Lock bits	\$AC	\$E0	\$00	data byte in		





Table 21-11. Serial Programming Instruction Set (Continued)

	Instruction Format				
Instruction/Operation ⁽¹⁾	Byte 1	Byte 2	Byte 3	Byte4	
Write Fuse bits	\$AC	\$A0	\$00	data byte in	
Write Fuse High bits	\$AC	\$A8	\$00	data byte in	
Write Extended Fuse Bits	\$AC	\$A4	\$00	data byte in	

Notes:

- 1. Not all instructions are applicable for all parts.
- 2. adr = address
- 3. Bits are programmed '0', unprogrammed '1'.
- 4. To ensure future compatibility, unused Fuses and Lock bits should be unprogrammed ('1').
- 5. Refer to the corresponding section for Fuse and Lock bits, Calibration and Signature bytes and Page size.
- 6. Instructions accessing program memory use a word address. This address may be random within the page range.
- 7. See http://www.atmel.com/avr for Application Notes regarding programming and programmers.


If the LSB in RDY/BSY data byte out is '1', a programming operation is still pending. Wait until this bit returns '0' before the next instruction is carried out.

Within the same page, the low data byte must be loaded prior to the high data byte.

After data are loaded to the page buffer, program the EEPROM page (see Figure 21-2 on page 170.

Figure 21-2. Serial Programming Instruction example

Serial Programming Instruction



21.7 High-voltage Serial Programming

This section describes how to program and verify Flash Program memory, EEPROM Data memory, Lock bits and Fuse bits in the Atmel[®] ATtiny24/44/84.

Figure 21-3. High-voltage Serial Programming




Table 21-12. Pin Name Mapping

Signal Name in High-voltage Serial Programming Mode	Pin Name	I/O	Function
SDI	PA6	I	Serial Data Input
SII	PA5	I	Serial Instruction Input
SDO	PA4	0	Serial Data Output
SCI	PB0	I	Serial Clock Input (min. 220ns period)

The minimum period for the Serial Clock Input (SCI) during High-voltage Serial Programming is 220ns.

Table 21-13. Pin Values Used to Enter Programming Mode

Pin	Symbol	Value
PA0	Prog_enable[0]	0
PA1	Prog_enable[1]	0
PA2	Prog_enable[2]	0

171



21.8 High-voltage Serial Programming Algorithm

To program and verify the Atmel[®] AVR[®] ATtiny24/44/84 in the high-voltage serial programming mode, the following sequence is recommended (see instruction formats in Table 21-15 on page 175):

21.8.1 Enter High-voltage Serial Programming Mode

The following algorithm puts the device in High-voltage Serial Programming mode:

- 1. Apply 4.5 5.5V between V_{CC} and GND.
- 2. Set RESET pin to "0" and toggle SCI at least six times.
- 3. Set the Prog_enable pins listed in Table 21-13 on page 171 to "000" and wait at least 100 ns.
- 4. Apply V_{HVRST} 5.5V to RESET. Keep the Prog_enable pins unchanged for at least t_{HVRST} after the High-voltage has been applied to ensure the Prog_enable signature has been latched.
- 5. Shortly after latching the Prog_enable signature, the device will actively output data on the Prog_enable[2]/SDO pin, and the resulting drive contention may increase the power consumption. To minimize this drive contention, release the Prog_enable[2] pin after t_{HVBST} has elapsed.
- 6. Wait at least 50 µs before giving any serial instructions on SDI/SII.

Table 21-14. High-voltage Reset Characteristics

Supply Voltage	RESET Pin High-voltage Threshold	Minimum High-voltage Period for Latching Prog_enable
V _{CC}	V_{HVRST}	t _{HVRST}
4.5V	11.5V	100ns
5.5V	11.5V	100ns

21.8.2 Considerations for Efficient Programming

The loaded command and address are retained in the device during programming. For efficient programming, the following should be considered.

- The command needs only be loaded once when writing or reading multiple memory locations.
- Skip writing the data value 0xFF that is the contents of the entire EEPROM (unless the EESAVE fuse is programmed) and flash after a chip erase.
- Address high byte only needs be loaded before programming or reading a new 256-word window in flash or 256-byte EEPROM. This consideration also applies to reading signature bytes.

21.8.3 Chip Erase

The Chip Erase will erase the Flash and EEPROM⁽¹⁾ memories, as well as lock bits. The lock bits are not reset until the program memory has been completely erased. The fuse bits are not changed. A chip erase must be performed before the flash and/or EEPROM are reprogrammed.

Note: 1. The EEPROM memory is preserved during Chip Erase if the EESAVE Fuse is programmed.

- 1. Load "Chip Erase" command (see Table 21-15 on page 175).
- 2. Wait after Instr. 3 until SDO goes high for the "Chip Erase" cycle to finish.
- Load "No Operation" command.

21.8.4 Programming the Flash

The Flash is organized in pages, see "Page Size" on page 166. When programming the flash, the program data are latched into a page buffer. This allows one page of program data to be programmed simultaneously. The following procedure describes how to program the entire flash memory:

- 1. Load "Write Flash" command (see Table 21-15 on page 175).
- Load Flash Page Buffer.
- 3. Load Flash High Address and Program Page. Wait after Instr. 3 until SDO goes high for the "Page Programming" cycle to finish.
- 4. Repeat 2 and 3 until the entire flash is programmed, or until all data has been programmed.
- 5. End page programming by loading "No Operation" command.

When writing or reading serial data to the Atmel[®] ATtiny24/44/84, data are clocked on the rising edge of the serial clock. See Figure 22-5 on page 186, Figure 21-3 on page 171 and Table 22-9 on page 186 for details.

Figure 21-4. Addressing the Flash which is Organized in Pages









Figure 21-5. High-voltage Serial Programming Waveforms



21.8.5 Programming the EEPROM

The EEPROM is organized in pages, see Table 22-8 on page 185. When programming the EEPROM, the data are latched into a page buffer. This allows one page of data to be programmed simultaneously. The programming algorithm for the EEPROM data memory is as follows (refer to Table 21-15 on page 175):

- Load "Write EEPROM" command.
- 2. Load EEPROM page buffer.
- 3. Program EEPROM page. Wait after Instr. 2 until SDO goes high for the page programming cycle to finish.
- 4. Repeat 2 and 3 until the entire EEPROM is programmed, or until all data has been programmed.
- 5. End page programming by loading "No Operation" command.

21.8.6 Reading the Flash

The algorithm for reading the Flash memory is as follows (refer to Table 21-15 on page 175):

- 1. Load "Read Flash" command.
- 2. Read Flash Low and High Bytes. The contents at the selected address are available at serial output SDO.

21.8.7 Reading the EEPROM

The algorithm for reading the EEPROM memory is as follows (refer to Table 21-15 on page 175):

- 1. Load "Read EEPROM" command.
- 2. Read EEPROM byte. The contents at the selected address are available at serial output SDO.

21.8.8 Programming and Reading the Fuse and Lock Bits

The algorithms for programming and reading the Fuse Low/High bits and Lock bits are shown in Table 21-15 on page 175.

21.8.9 Reading the Signature Bytes and Calibration Byte

The algorithms for reading the Signature bytes and Calibration byte are shown in Table 21-15 on page 175.

21.8.10 Power-off sequence

Set SCI to "0". Set RESET to "1". Turn V_{CC} power off.

174 Atmel ATtiny24/44/84 [Preliminary]

 Table 21-15.
 High-voltage Serial Programming Instruction Set for ATtiny24/44/84

Instruction		Instr.1/5	Instr.2/6	Instr.3/7	Instr.4	Operation Remarks
Chip Erase	SDI SII SDO	0_1000_0000_00 0_0100_1100_00 x_xxxx_xxx	0_0000_0000_00 0_0110_0100_00 x_xxxx_xxx	0_0000_0000_00 0_0110_1100_00 x_xxxx_xxx		Wait after Instr.3 until SDO goes high for the Chip Erase cycle to finish.
Load "Write Flash" Command	SDI SII SDO	0_0001_0000_00 0_0100_1100_00 x_xxxx_xxx				Enter Flash Programming code.
Load Flash Page Buffer	SDI SII SDO SDI SII SDO	0_ bbbb_bbb _00 0_0000_1100_00 x_xxxx_xxxx_xx 0_ dddd_dddd _00 0_0011_1100_00 x_xxxx_xxxx_xx	0_eeee_eeee_00 0_0010_1100_00 x_xxxx_xxxx_xx 0_0000_000	0_0000_0000_00 0_0110_1101_00 x_xxxx_xxx	0_0000_0000_00 0_0110_1100_00 x_xxxx_xxx	Repeat after Instr. 1 - 7until the entire page buffer is filled or until all data within the page is filled. See Note 1. Instr 5-7.
Load Flash High Address and Program Page	SDI SII SDO	0_0000_000a_00 0_0001_1100_00 x_xxxx_xxxx_xx	0_0000_0000_00 0_0110_0100_00 x_xxxx_xxx	0_0000_0000_00 0_0110_1100_00 x_xxxx_xxx		Wait after Instr 3 until SDO goes high. Repeat Instr. 2 - 3 for each loaded flash page until the entire flash or all data are programmed. Repeat Instr. 1 for a new 256-byte page. See Note 1.
Load "Read Flash" Command	SDI SII SDO	0_0000_0010_00 0_0100_1100_00 x_xxxx_xxx				Enter Flash Read mode.
Read Flash	SDI SII SDO	0_ bbbb_bbbb _00 0_0000_1100_00 x_xxxx_xxxx_xx	0_0000_000 a _00 0_0001_1100_00 x_xxxx_xxxx_xx	0_0000_0000_00 0_0110_1000_00 x_xxxx_xxx	0_0000_0000_00 0_0110_1100_00 q_qqqq_qqq x_xx	Repeat Instr. 1, 3 - 6 for each new address. Repeat Instr. 2 for a new 256 byte page.
Low and High Bytes	SDI SII SDO	0_0000_0000_00 0_0111_1000_00 x_xxxx_xxx	0_0000_0000_00 0_0111_1100_00 p_pppp_ppp x_xx			Instr 5 - 6.
Load "Write EEPROM" Command	SDI SII SDO	0_0001_0001_00 0_0100_1100_00 x_xxxx_xxx				Enter EEPROM Programming mode.
Load EEPROM	SDI SII SDO	0_ bbbb_bbbb _00 0_0000_1100_00 x_xxxx_xxxx_xx	0_ aaaa_aaaa _00 0_0001_1100_00 x_xxxxx_xxxx_xx	0_eeee_eeee_00 0_0010_1100_00 x_xxxx_xxxx_xx	0_0000_0000_00 0_0110_1101_00 x_xxxx_xxx	Repeat Instr. 1 - 5 until the entire page buffer is filled or until all data within the page is filled. See Note 2.
Page Buffer	SDI SII SDO	0_0000_0000_00 0_0110_1100_00 x_xxxx_xxx				
Program EEPROM Page	SDI SII SDO	0_0000_0000_00 0_0110_0100_00 x_xxxx_xxx	0_0000_0000_00 0_0110_1100_00 x_xxxx_xxx			Wait after Instr. 2 until SDO goes high. Repeat Instr. 1 - 2 for each loaded EEPROM page until the entire EEPROM or all data is programmed.





Table 21-15. High-voltage Serial Programming Instruction Set for ATtiny24/44/84 (Continued)

			Instructio	n Format		
Instruction		Instr.1/5	Instr.2/6	Instr.3/7	Instr.4	Operation Remarks
Write EEPROM Byte	SDI SII SDO SDI SII SDO	0_bbbb_bbbb_00 0_0000_1100_00 x_xxxx_xxxxxx 0_0000_000	0_aaaa_aaaa_00 0_0001_1100_00 x_xxxx_xxxxxxx 0_0000_000	0_eeee_eeee_00 0_0010_1100_00 x_xxxx_xxxx_xx	0_0000_0000_00 0_0110_1101_00 x_xxxx_xxx	Repeat Instr. 1 - 6 for each new address. Wait after Instr. 6 until SDO goes high. See Note 3. Instr. 5-6
Load "Read EEPROM" Command	SDI SII SDO	0_0000_0011_00 0_0100_1100_00 x_xxxx_xxx				Enter EEPROM Read mode.
Read EEPROM Byte	SDI SII SDO	0_ bbbb_bbbb _00 0_0000_1100_00 x_xxxx_xxxxxxx	0_aaaa_aaaa_00 0_0001_1100_00 x_xxxx_xxxx_xx	0_0000_0000_00 0_0110_1000_00 x_xxxx_xxx	0_0000_0000_00 0_0110_1100_00 q_qqqq_qqq 0_00	Repeat Instr. 1, 3 - 4 for each new address. Repeat Instr. 2 for a new 256-byte page.
Write Fuse Low Bits	SDI SII SDO	0_0100_0000_00 0_0100_1100_00 x_xxxx_xxx	0_ A987_6543_ 00 0_0010_1100_00 x_xxxx_xxxx_xx	0_0000_0000_00 0_0110_0100_00 x_xxxx_xxx	0_0000_0000_00 0_0110_1100_00 x_xxxx_xxx	Wait after Instr. 4 until SDO goes high. Write A - 3 = "0" to program the Fuse bit.
Write Fuse High Bits	SDI SII SDO	0_0100_0000_00 0_0100_1100_00 x_xxxx_xxx	0_ IHGF_EDCB _00 0_0010_1100_00 x_xxxx_xxxx_xx	0_0000_0000_00 0_0111_0100_00 x_xxxx_xxx	0_0000_0000_00 0_0111_1100_00 x_xxxx_xxx	Wait after Instr. 4 until SDO goes high. Write F - B = "0" to program the Fuse bit.
Write Fuse Extended Bits	SDI SII SDO	0_0100_0000_00 0_0100_1100_00 x_xxxx_xxx	0_0000_000 J _00 0_0010_1100_00 x_xxxx_xxxx_xx	0_0000_0000_00 0_0110_0110_00 x_xxxx_xxx	0_0000_0000_00 0_0110_1110_00 x_xxxx_xxx	Wait after Instr. 4 until SDO goes high. Write J = "0" to program the Fuse bit.
Write Lock Bits	SDI SII SDO	0_0010_0000_00 0_0100_1100_00 x_xxxx_xxx	0_0000_00 21 _00 0_0010_1100_00 x_xxxx_xxxx	0_0000_0000_00 0_0110_0100_00 x_xxxx_xxx	0_0000_0000_00 0_0110_1100_00 x_xxxx_xxx	Wait after Instr. 4 until SDO goes high. Write 2 - 1 = "0" to program the Lock Bit.
Read Fuse Low Bits	SDI SII SDO	0_0000_0100_00 0_0100_1100_00 x_xxxx_xxx	0_0000_0000_00 0_0110_1000_00 x_xxxx_xxx	0_0000_0000_00 0_0110_1100_00 A_9876_543 x_xx		Reading A - 3 = "0" means the Fuse bit is programmed.
Read Fuse High Bits	SDI SII SDO	0_0000_0100_00 0_0100_1100_00 x_xxxx_xxx	0_0000_0000_00 0_0111_1010_00 x_xxxx_xxx	0_0000_0000_00 0_0111_1100_00 I_HGFE_DCBx_xx		Reading F - B = "0" means the Fuse bit is programmed.
Read Fuse Extended Bits	SDI SII SDO	0_0000_0100_00 0_0100_1100_00 x_xxxx_xxx	0_0000_0000_00 0_0110_1010_00 x_xxxx_xxx	0_0000_0000_00 0_0110_1110_00 x_xxxx_xxJx_xx		Reading J = "0" means the Fuse bit is programmed.
Read Lock Bits	SDI SII SDO	0_0000_0100_00 0_0100_1100_00 x_xxxx_xxx	0_0000_0000_00 0_0111_1000_00 x_xxxx_xxx	0_0000_0000_00 0_0110_1100_00 x_xxxx_x 21 x_xx		Reading 2 , 1 = "0" means the Lock bit is programmed.
Read Signature Bytes	SDI SII SDO	0_0000_1000_00 0_0100_1100_00 x_xxxx_xxx	0_0000_00 bb _00 0_0000_1100_00 x_xxxx_xxxx_xx	0_0000_0000_00 0_0110_1000_00 x_xxxx_xxx	0_0000_0000_00 0_0110_1100_00 q_qqqq_qqq x_xx	Repeats Instr 2 4 for each signature byte address.
Read Calibration Byte	SDI SII SDO	0_0000_1000_00 0_0100_1100_00 x_xxxx_xxx	0_0000_0000_00 0_0000_1100_00 x_xxxx_xxx	0_0000_0000_00 0_0111_1000_00 x_xxxx_xxx	0_0000_0000_00 0_0111_1100_00 p_pppp_ppp	
Load "No Operation" Command	SDI SII SDO	0_0000_0000_00 0_0100_1100_00 x_xxxx_xxx				

Note:

 $\mathbf{a} = \text{address high bits}$, $\mathbf{b} = \text{address low bits}$, $\mathbf{d} = \text{data in high bits}$, $\mathbf{e} = \text{data in low bits}$, $\mathbf{p} = \text{data out high bits}$, $\mathbf{q} = \text{data out low bits}$, $\mathbf{x} = \text{don't care}$, $\mathbf{1} = \text{Lock Bit1}$, $\mathbf{2} = \text{Lock Bit2}$, $\mathbf{3} = \text{CKSEL0 Fuse}$, $\mathbf{4} = \text{CKSEL1 Fuse}$, $\mathbf{5} = \text{CKSEL2 Fuse}$, $\mathbf{6} = \text{CKSEL3 Fuse}$, $\mathbf{7} = \text{SUT0 Fuse}$, $\mathbf{8} = \text{SUT1 Fuse}$, $\mathbf{9} = \text{CKDIV8 Fuse}$, $\mathbf{A} = \text{CKOUT Fuse}$, $\mathbf{B} = \text{BODLEVEL0 Fuse}$, $\mathbf{C} = \text{BODLEVEL1 Fuse}$, $\mathbf{D} = \text{BODLEVEL2 Fuse}$, $\mathbf{E} = \text{EESAVE Fuse}$, $\mathbf{F} = \text{WDTON Fuse}$, $\mathbf{G} = \text{SPIEN Fuse}$, $\mathbf{H} = \text{DWEN Fuse}$, $\mathbf{I} = \text{RSTDISBL Fuse}$

Notes:

- 1. For page sizes less than 256 words, parts of the address (bbbb_bbbb) will be parts of the page address.
- 2. For page sizes less than 256 bytes, parts of the address (bbbb_bbbb) will be parts of the page address.
- 3. The EEPROM is written page-wise. But only the bytes that are loaded into the page are actually written to the EEPROM. Page-wise EEPROM access is more efficient when multiple bytes are to be written to the same page. Note that auto-erase of EEPROM is not available in High-voltage Serial Programming, only in SPI Programming.





22. Electrical Characteristics

22.1 Absolute Maximum Ratings

Automotive Operating Temperature40°C to +125°C	*NOTICE:	Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent dam-
Storage Temperature65°C to +150°C		age to the device. This is a stress rating only and functional operation of the device at these or
Voltage on any Pin except RESET		other conditions beyond those indicated in the
with respect to Ground0.5V to V _{CC} +0.5V		operational sections of this specification is not implied. Exposure to absolute maximum rating
Voltage on RESET with respect to GND0.5V to +13.0V		conditions for extended periods may affect device reliability.
Voltage on V _{CC} with respect to GND0.5V to 6.0V		device reliability.
DC Current per I/O Pin 40.0mA		
DC Current V _{CC} and GND Pins200.0mA		
Injection Current at $V_{CC} = 0V$ to $5V^{(2)}$ ±5.0mA ⁽¹⁾		

Note:

- 1. Maximum current per port = ±30mA
- 2. Functional corruption may occur

Table 22-1. DC Characteristics $T_A = -40^{\circ}\text{C}$ to 125°C, $V_{CC} = 2.7\text{V}$ to 5.5V (unless otherwise noted)⁽¹⁾

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
V _{IL}	Input Low Voltage	V _{CC} = 2.4V - 5.5V	-0.5		0.3V _{CC}	V
V _{IH}	Input High-voltage Except RESET pin	V _{CC} = 2.4V - 5.5V	0.6V _{CC} ⁽³⁾		V _{CC} +0.5 ⁽²⁾	V
V _{IH2}	Input High-voltage RESET pin		0.9V _{CC} ⁽³⁾		V _{CC} +0.5 ⁽²⁾	V
V _{OL}	Output Low Voltage ⁽⁴⁾ (Port B,PORTA)	$I_{OL} = 10 \text{mA}, V_{CC} = 5 \text{V}$ $I_{OL} = 5 \text{mA}, V_{CC} = 3 \text{V}$			0.8 0.5	V V
V _{OH}	Output High-voltage ⁽⁵⁾ (Port B2:0,PORTA)	$I_{OH} = -10 \text{mA}, V_{CC} = 5 \text{V}$ $I_{OH} = -5 \text{mA}, V_{CC} = 3 \text{V}$	4.3 2.5			V V
I _{ILPORTA}	Input Leakage Current I/O Pin	Vcc = 5.5V, pin low (absolute value)			50	nA
I _{IHPORTA}	Input Leakage Current I/O Pin	Vcc = 5.5V, pin high (absolute value)			50	nA
I _{IHPORTB}	Input Leakage Current I/O Pin	Vcc = 5.5V, pin low (absolute value)		<0.05	1	μΑ
I _{ILPORTB}	Input Leakage Current I/O Pin	Vcc = 5.5V, pin high (absolute value)		<0.05	1	μΑ
R _{RST}	Reset Pull-up Resistor		30		60	kΩ
R _{pu}	I/O Pin Pull-up Resistor		20		50	kΩ

Table 22-1. DC Characteristics $T_A = -40^{\circ}\text{C}$ to 125°C , $V_{CC} = 2.7\text{V}$ to 5.5V (unless otherwise noted)⁽¹⁾ (Continued)


Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
I _{cc}	Power Supply Current	Active 1MHz, V _{CC} = 3V		0.4	1.5	mA
		Active 4MHz, V _{CC} = 3V		1.8	3.0	mA
		Active 8MHz, V _{CC} = 5V		5.0	10.0	mA
		Idle 1MHz, V _{CC} = 3V		0.075	0.2	mA
		Idle 4MHz, V _{CC} = 3V		0.3	0.5	mA
		Idle 8MHz, V _{CC} = 5V		1.2	2.5	mA
	Power-down mode	WDT enabled, V _{CC} = 3V		5.0	30	μΑ
		WDT enabled, V _{CC} = 5V		9.0	50	μΑ
		WDT disabled, V _{CC} = 3V		2.5	24	μΑ
		WDT disabled, V _{CC} = 5V		4.3	36	μΑ
I _{ACLK}	Analog Comparator Input Leakage Current	$V_{CC} = 5V$ $V_{in} = V_{CC}/2$	-50		50	nA

Notes

- All DC Characteristics contained in this data sheet are based on actual silicon characterization of Atmel ATtiny24/44/84 AVR
 microcontrollers manufactured in corner run process technology. These values are preliminary values representing design
 targets, and will be updated after characterization of actual Automotive silicon.
- 2. "Max" means the highest value where the pin is guaranteed to be read as low.
- 3. "Min" means the lowest value where the pin is guaranteed to be read as high.
- Although each I/O port can sink more than the test conditions (10mA at V_{CC} = 5V, 5mA at V_{CC} = 3V) under steady state conditions (non-transient), the following must be observed:
 - 1] The sum of all IOL, for all ports, should not exceed 60mA.
 - If IOL exceeds the test condition, VOL may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test condition.
- Although each I/O port can source more than the test conditions (10mA at V_{CC} = 5V, 5mA at V_{CC} = 3V) under steady state conditions (non-transient), the following must be observed:
 - 1] The sum of all IOH, for all ports, should not exceed 60mA.
 - If IOH exceeds the test condition, VOH may exceed the related specification. Pins are not guaranteed to source current greater than the listed test condition. Pull up driving strength of the PB3 RESET pad is weak.

22.2 Speed Grades

Figure 22-1. Maximum Frequency vs. V_{CC}







22.3 Clock Characterizations

22.3.1 Calibrated Internal RC Oscillator Accuracy

Table 22-2. Calibration Accuracy of Internal RC Oscillator


	Frequency	V _{cc}	Temperature	Accuracy
Factory Calibration	8.0MHz	3V	25°C	±2%
User Calibration	7.3 - 8.1MHz	2.7V - 5.5V	-40°C - 125°C	±20%
Oscillator Jitter	8.0MHz	2.7V - 5.5V	-40°C - 125°	Standard Deviation 0.4ns ⁽¹⁾

Note: 1. The overall jitter increase proportionally to the divider ratio

Example: with Oscillator divided by 32, jitter standard deviation will be 32×0.4 ns = 12.8ns.

22.3.2 External Clock Drive Waveforms

Figure 22-2. External Clock Drive Waveforms



22.3.3 External Clock Drive

Table 22-3. External Clock Drive

		V _{CC} = 2	$V_{CC} = 2.7 - 5.5V$		$V_{CC} = 4.5 - 5.5V$	
Symbol	Parameter	Min.	Max.	Min.	Max.	Units
1/t _{CLCL}	Clock Frequency	0	10	0	20	MHz
t _{CLCL}	Clock Period	100		50		ns
t _{CHCX}	High Time	40		20		ns
t _{CLCX}	Low Time	40		20		ns
t _{CLCH}	Rise Time		1.6		0.5	μs
t _{CHCL}	Fall Time		1.6		0.5	μs
Δt_{CLCL}	Change in period from one clock cycle to the next		2		2	%

22.4 System and Reset Characterizations

Table 22-4. Reset, Brown-out and Internal Voltage Reference Characteristics⁽¹⁾

Symbol	Parameter	Condition	Min	Тур	Max	Units
V _{HYST}	Brown-out Detector Hysteresis			100	250	mV
V _{RAM} ^{2.}	RAM Retention Voltage ⁽¹⁾		50		mV	
t _{BOD}	Min Pulse Width on Brown-out Reset			2		ns
V _{BG}	Bandgap reference voltage	V _{C C} = 2.7V, T _A = 25°C	1.0	1.1	1.2	V
t _{BG}	Bandgap reference start-up time	V _{C C} = 2.7V, T _A = 25°C		40	70	μs
I _{BG}	Bandgap reference current consumption	V _{C C} = 2.7V, T _A = 25°C		10		μΑ

Notes:

- 1. Values are guidelines only.
- 2. This is the limit to which VDD can be lowered without losing RAM data

Table 22-5. BODLEVEL Fuse Coding⁽¹⁾

BODLEVEL [20] Fuses	Min V _{BOT}	Typ V _{BOT}	Max V _{BOT}	Units
111		BOD Disa	abled	
110		1.8		
101	2.5	2.7	2.9	
100	4.0	4.3	4.6	
011		2.3		V
010		2.2		
001		1.9		
000		2.0		

Note:

1. V_{BOT} may be below nominal minimum operating voltage for some devices. For devices where this is the case, the device is tested down to $V_{CC} = V_{BOT}$ during the production test. This guarantees that a Brown-out Reset will occur before V_{CC} drops to a voltage where correct operation of the microcontroller is no longer guaranteed.





22.5 ADC Characteristics – Preliminary Data

Table 22-6. ADC Characteristics, Single Ended Channels. -40°C - 125°C

Symbol	Parameter	Condition	Min	Тур	Max	Units
	Resolution	Single-ended conversion		10		Bits
	Absolute accuracy (Including	Single-ended conversion $V_{REF} = 4V, V_{CC} = 4V,$ ADC clock = 200kHz		2.0	4.0	LSB
TUE	INL, DNL, quantization error, gain and offset error)	Single-ended conversion V _{REF} = 4V, V _{CC} = 4V, ADC clock = 200kHz Noise Reduction Mode		2.0	4.0	LSB
INL	Integral Non-linearity (INL)	Single-ended conversion $V_{REF} = 4V, V_{CC} = 4V,$ ADC clock = 200kHz		0.5	1.5	LSB
DNL	Differential Non-linearity (DNL)	Single-ended conversion $V_{REF} = 4V, V_{CC} = 4V,$ ADC clock = 200kHz		0.3	0.7	LSB
	Gain Error	Single-ended conversion $V_{REF} = 4V, V_{CC} = 4V,$ ADC clock = 200kHz	-5.0	-3.0	5.0	LSB
	Offset Error	Single-ended conversion $V_{REF} = 4V, V_{CC} = 4V,$ ADC clock = 200kHz	-3.5	1.5	3.5	LSB
	Conversion Time	Free running conversion	65		260	μs
	Clock Frequency		50		200	kHz
Vref	External Voltage Reference		2.56		AVCC	V
V _{IN}	Input Voltage		GND		V_{REF}	V
V_{INT}	Internal Voltage Reference		1.0	1.1	1.2	V
R _{AIN}	Analog Input Resistance			100		ΜΩ

Table 22-7. ADC Characteristics, Differential Channels, $T_A = -40$ °C to 125°C

Symbol	Parameter	Condition	Min	Тур	Max	Units
	5 1	Gain = 1x		8		Bits
	Resolution	Gain = 20x		8		Bits
T. 15	Ab abote A a company	Gain = 1x $V_{REF} = 4V$, $V_{CC} = 5V$ ADC clock = 50 - 200kHz		2.5	5.0	LSB
TUE	Absolute Accuracy	$Gain = 20x$ $V_{REF} = 4V, V_{CC} = 5V$ $ADC clock = 50 - 200kHz$		3.0	6.0	LSB
		Gain = 1x $V_{REF} = 4V$, $V_{CC} = 5V$ ADC clock = 50 - 200kHz		0.5	2.5	LSB
INL	Integral Non-Linearity (INL)	Bipolar - Gain = $20x$ $V_{REF} = 4V$, $V_{CC} = 5V$ ADC clock = $50 - 200kHz$		0.5	3.0	LSB
		Unipolar - Gain = $20x$ $V_{REF} = 4V$, $V_{CC} = 5V$ ADC clock = $50 - 200kHz$		1.5	5.0	LSB
		Gain = 1x $V_{REF} = 4V$, $V_{CC} = 5V$ ADC clock = 50 - 200kHz		0.4	1.0	LSB
DNL	Differential Non-linearity (DNL)	Bipolar - Gain = $20x$ $V_{REF} = 4V$, $V_{CC} = 5V$ ADC clock = $50 - 200kHz$		0.4	1.0	LSB
		Unipolar - Gain = $20x$ $V_{REF} = 4V$, $V_{CC} = 5V$ ADC clock = $50 - 200kHz$		0.7	2.0	LSB
		Bipolar -Gain = 1x $V_{REF} = 4V$, $V_{CC} = 5V$ ADC clock = 50 - 200kHz	-5.0	2.3	5.0	LSB
,		Unipolar -Gain = 1x $V_{REF} = 4V$, $V_{CC} = 5V$ ADC clock = 50 - 200kHz	-5.0	-2.8	5.0	LSB
	Gain Error	Bipolar -Gain = $20x$ $V_{REF} = 4V$, $V_{CC} = 5V$ ADC clock = $50 - 200kHz$	-7.0	2.2	7.0	LSB
		Unipolar -Gain = 20x V _{REF} = 4V, V _{CC} = 5V ADC clock = 50 - 200kHz	-7.0	-1.8	7.0	LSB





Table 22-7. ADC Characteristics, Differential Channels, $T_A = -40$ °C to 125°C (Continued)

Symbol	Parameter	Condition	Min	Тур	Max	Units
		Gain = 1x V_{REF} = 4V, V_{CC} = 5V ADC clock = 50 - 200kHz	-5.0	2.0	5.0	LSB
	Offset Error	Bipolar - Gain = $20x$ $V_{REF} = 4V$, $V_{CC} = 5V$ ADC clock = $50 - 200kHz$	-5.0	2.0	5.0	LSB
		Unipolar - Gain = $20x$ $V_{REF} = 4V$, $V_{CC} = 5V$ ADC clock = $50 - 200kHz$	-6.5	2.0	6.5	LSB
	Clock Frequency		50		200	kHz
	Conversion Time		65		260	μs
V _{REF}	Reference Voltage		2.56		AVCC - 0.5	٧
V _{IN}	Input Voltage		GND		AVCC	V
V_{DIFF}	Input Differential Voltage		-V _{REF} /Gain		V _{REF} /Gain	٧

22.6 Serial Programming Characteristics

Figure 22-3. Serial Programming Timing




Figure 22-4. Serial Programming Waveforms




Table 22-8. Serial Programming Characteristics, $T_A = -40^{\circ}\text{C}$ to 125°C, $V_{CC} = 2.7 - 5.5\text{V}$ (Unless Otherwise Noted)

Symbol	Parameter	Min	Тур	Max	Units
1/t _{CLCL}	Oscillator Frequency (Atmel ATtiny24/44/84V)	0		4	MHz
t _{CLCL}	Oscillator Period (Atmel ATtiny24/44/84V)	250			ns
1/t _{CLCL}	Oscillator Frequency (ATtiny24/44/84, $V_{CC} = 4.5V - 5.5V$)	0		20	MHz
t _{CLCL}	Oscillator Period (ATtiny24/44/84, $V_{CC} = 4.5V - 5.5V$)	50			ns
t _{SHSL}	SCK Pulse Width High	2 t _{CLCL*}			ns
t _{SLSH}	SCK Pulse Width Low	2 t _{CLCL*}			ns
t _{ovsh}	MOSI Setup to SCK High	t _{CLCL}			ns
t _{SHOX}	MOSI Hold after SCK High	2 t _{CLCL}			ns
t _{SLIV}	SCK Low to MISO Valid	TBD	TBD	TBD	ns

Note: 1. 2 t_{CLCL} for f_{ck} < 12MHz, 3 t_{CLCL} for f_{ck} >= 12MHz



22.7 High-voltage Serial Programming Characteristics

Figure 22-5. High-voltage Serial Programming Timing




Table 22-9. High-voltage Serial Programming Characteristics $T_A = 25^{\circ}C \pm 10^{\circ}$, $V_{CC} = 5.0V \pm 10^{\circ}$ (Unless otherwise noted)

Symbol	Parameter	Min	Тур	Max	Units
t _{SHSL}	SCI (PB0) Pulse Width High	110			ns
t _{SLSH}	SCI (PB0) Pulse Width Low	110			ns
t _{IVSH}	SDI (PA6), SII (PB1) Valid to SCI (PB0) High	50			ns
t _{SHIX}	SDI (PA6), SII (PB1) Hold after SCI (PB0) High	50			ns
t _{SHOV}	SCI (PB0) High to SDO (PA4) Valid		16		ns
t _{WLWH_PFB}	Wait after Instr. 3 for Write Fuse Bits		2.5		ms

23. Typical Characteristics – Preliminary Data

The data contained in this section is largely based on simulations and characterization of similar devices in the same process and design methods. Thus, the data should be treated as indications of how the part will behave.

The following charts show typical behavior. These figures are not tested during manufacturing. All current consumption measurements are performed with all I/O pins configured as inputs and with internal pull-ups enabled. A sine wave generator with rail-to-rail output is used as clock source.

The power consumption in Power-down mode is independent of clock selection.

The current consumption is a function of several factors such as: operating voltage, operating frequency, loading of I/O pins, switching rate of I/O pins, code executed and ambient temperature. The dominating factors are operating voltage and frequency.

The current drawn from capacitive loaded pins may be estimated (for one pin) as $C_L^*V_{CC}^*f$ where C_L = load capacitance, V_{CC} = operating voltage and f = average switching frequency of I/O pin.

The parts are characterized at frequencies higher than test limits. Parts are not guaranteed to function properly at frequencies higher than the ordering code indicates.

The difference between current consumption in Power-down mode with Watchdog Timer enabled and Power-down mode with Watchdog Timer disabled represents the differential current drawn by the Watchdog Timer.

23.1 Active Supply Current

Figure 23-1. Active Supply Current vs. Low Frequency (0.1 - 1.0MHz) - Temp.=25°C

ACTIVE SUPPLY CURRENT vs. LOW FREQUENCY 0.1 - 1.0 MHz - Temperature = 25°C






Figure 23-2. Active Supply Current vs. Low Frequency (0.1 - 1.0MHz) - Temp.=125°C

ACTIVE SUPPLY CURRENT vs. LOW FREQUENCY 0.1 - 1.0 MHz - Temperature = 125°C




Figure 23-3. Active Supply Current vs. frequency (1 - 20MHz) - Temp.=25°C

ACTIVE SUPPLY CURRENT vs. FREQUENCY 1 - 20 MHz - Temperature = 25° C





Figure 23-4. Active Supply Current vs. frequency (1 - 20MHz) - Temp.=125°C

ACTIVE SUPPLY CURRENT vs. FREQUENCY 1 - 20 MHz - Temperature = 125°C



 $\textbf{Figure 23-5.} \quad \text{Active Supply Current vs. } V_{\text{CC}} \text{ (Internal RC Oscillator, 8MHz)}$

ACTIVE SUPPLY CURRENT vs. V_{CC} NTERNAL RC OSCILLATOR, 8 MHz






Figure 23-6. Active Supply Current vs. V_{CC} (Internal RC Oscillator, 1MHz)

ACTIVE SUPPLY CURRENT vs. V_{CC} INTERNAL RC OSCILLATOR, 1MHz





Figure 23-7. Active Supply Current vs. V_{CC} (Internal RC Oscillator, 128kHz)

ACTIVE SUPPLY CURRENT vs. V_{CC}
NTERNAL RC OSCLLATOR, 128 KHz



23.2 Idle Supply Current

Figure 23-8. Idle Supply Current vs. Low Frequency (0.1 - 1.0MHz)

IDLE SUPPLY CURRENT vs. LOW FREQUENCY 0.1 - 1.0 MHz - Temperature= 125°C




Figure 23-9. Idle Supply Current vs. Frequency (1 - 20MHz)

IDLE SUPPLY CURRENT vs. FREQUENCY 1 - 20 MHz - Temperature = 125 °C






Figure 23-10. Idle Supply Current vs. V_{CC} (Internal RC Oscillator, 8MHz)

IDLE SUPPLY CURRENT vs. V_{CC} INTERNAL RC OSCILLATOR, 8 MHz




Figure 23-11. Idle Supply Current vs. V_{CC} (Internal RC Oscillator, 1MHz)

IDLE SUPPLY CURRENT vs. V_{CC} NTERNAL RC OSCILLATOR, 1 MHz





Figure 23-12. Idle Supply Current vs. V_{CC} (Internal RC Oscillator, 8MHz)

IDLE SUPPLY CURRENT vs. V_{CC} NTERNAL RC OSCILLATOR, 128 KHz







23.3 Supply Current of IO modules

The tables and formulas below can be used to calculate the additional current consumption for the different I/O modules in Active and Idle mode. The enabling or disabling of the I/O modules are controlled by the Power Reduction Register. See "Power Reduction Register" on page 36 for details.

 Table 23-1.
 Additional Current Consumption for the different I/O modules (absolute values)

PRR bit	Typical numbers					
	V _{CC} = 2V, F = 1MHz	V _{CC} = 3V, F = 4MHz	V _{CC} = 5V, F = 8MHz			
PRTIM1	6.6µA	26μΑ	106μΑ			
PRTIM0	8.7µA	35μΑ	140μΑ			
PRUSI	5.5µA	22µA	87μΑ			
PRADC	22µA	87μΑ	340µA			

23.4 Power-down Supply Current

Figure 23-13. Power-down Supply Current vs. V_{CC} (Watchdog Timer Disabled)







Figure 23-14. Power-down Supply Current vs. V_{CC} (Watchdog Timer Enabled)

POWER-DOWN SUPPLY CURRENT vs. V_{CC} WATCHDOG TIMER ENABLED



23.5 Pin Pull-up

Figure 23-15. I/O Pin Pull-up Resistor Current vs. input Voltage (V_{CC} = 2.7V)

VO PIN PULL-UP RESISTOR CURRENT vs. INPUT VOLTAGE $\rm V_{\rm CC}$ = $2.7\rm V$






Figure 23-16. I/O pin Pull-up Resistor Current vs. Input Voltage (V_{CC} = 5V)

VO PIN PULL-UP RESISTOR CURRENT vs. INPUT VOLTAGE $\rm V_{\rm CC}$ = 5.0V




Figure 23-17. Reset Pull-up Resistor Current vs. Reset Pin Voltage (V_{CC} = 2.7V)

RESET PULL-UP RESISTOR CURRENT vs. RESET PIN VOLTAGE $\mbox{Vcc} = 2.7 \mbox{V}$





Figure 23-18. Reset Pull-up Resistor Current vs. Reset Pin Voltage (V_{CC} = 5V)

RESET PULL-UP RESISTOR CURRENT vs. RESET PIN VOLTAGE \$Vcc=5.0V\$



23.6 Pin Driver Strength

Figure 23-19. I/O Pin Output Voltage vs. Sink Current ($V_{CC} = 3V$)

VO PIN OUTPUT VOLTAGE vs. SINK CURRENT LOW POWER PINS @ Vcc = 3V






Figure 23-20. I/O pin Output Voltage vs. Sink Current ($V_{CC} = 5V$)

VO PIN OUTPUT VOLTAGE vs. SINK CURRENT LOW POWER PNS - Vcc = 5.0V




Figure 23-21. I/O Pin Output Voltage vs. Source Current (V_{CC} = 3V)

VO PIN OUTPUT VOLTAGE vs. SOURCE CURRENT LOW POWER PINS @ vcc = 3V





Figure 23-22. I/O Pin output Voltage vs. Source Current ($V_{CC} = 5V$)

VO PIN OUTPUT VOLTAGE vs. SOURCE CURRENT LOW POWER PINS @ vcc = 5V



23.7 Pin Threshold and Hysteresis

Figure 23-23. I/O Pin Input Threshold Voltage vs. V_{CC} (V_{IH}, IO Pin Read as '1')

VO PIN INPUT THRESHOLD VOLTAGE vs. $\mbox{\em V}_{\mbox{\em C}}$ vh, io pin read as '1'






Figure 23-24. I/O Pin Input threshold Voltage vs. V_{CC} (V_{IL} , IO Pin Read as '0')




Figure 23-25. I/O Pin Input Hysteresis vs. V_{CC}

VO PIN INPUT HYSTERESIS vs. V_{CC}




Figure 23-26. Reset Input Threshold Voltage vs. V_{CC} (V_{IH} , IO Pin Threshold as '1')

RESET PIN AS VO THRESHOLD VOLTAGE vs. V_{CC} VH, RESET READ AS '1'




Figure 23-27. Reset Input Threshold Voltage vs. V_{CC} (V_{IL} , IO pin Read as '0')

RESET PIN AS VO THRESHOLD VOLTAGE vs. V_{CC} VL, RESET READ AS '0'








Figure 23-28. Reset Pin Input Hysteresis vs. V_{CC}

RESET PIN INPUT HYSTERESIS vs. V_{CC}



23.8 BOD Threshold and Analog Comparator Offset

Figure 23-29. BOD Threshold vs. Temperature (BODLEVEL is 4.3V)






Figure 23-30. BOD Threshold vs, Temperature (BODLEVEL is 2.7V)

BANDGAP VOLTAGE vs. TEMPERATURE BOD = 2.7V





Figure 23-31. BOD Threshold vs. Temperature (BODLEVEL is 1.8V)

BANDGAP VOLTAGE vs. TEMPERATURE BOD = 1.8V





23.9 Internal Oscillator Speed

Figure 23-32. Watchdog Oscillator Frequency vs. V_{CC}

WATCHDOG OSCILLATOR FREQUENCY vs. OPERATING VOLTAGE




Figure 23-33. Calibrated 8MHz RC Oscillator Frequency vs. $V_{\rm CC}$

CALIBRATED 8.0MHz RC OSCILLATOR FREQUENCY vs. OPERATING VOLTAGE




Figure 23-34. Calibrated 8MHz RC oscillator Frequency vs. Temperature

CALIBRATED 8.0MHz RC OSCILLATOR FREQUENCY vs. TEMPERATURE





Figure 23-35. Calibrated 8MHz RC Oscillator Frequency vs, OSCCAL Value

CALIBRATED 8.0MHz RC OSCILLATOR FREQUENCY vs. OSCCAL VALUE (Vcc=3V)





23.10 Current Consumption of Peripheral Units

Figure 23-36. ADC Current vs. V_{CC}




Figure 23-37. AREF External Reference Current vs. $V_{\rm CC}$






Figure 23-38. Analog Comparator Current vs. V_{CC}

ADC CURRENT vs. $\c V_{\rm C}$ 4.0 MHZ FREQUENCY





Figure 23-39. Programming Current vs. V_{CC}

7701E-AVR-02/11

VO MODULE CURRENT vs. VCC 4.0 MHZ FREQUENCY




207



Figure 23-40. Watchdog Timer Current vs. V_{CC}

WATCHDOG TIMER CURRENT vs. V_{CC}



23.11 Current Consumption in Reset and Reset Pulse width

Figure 23-41. Reset Supply Current vs. V_{CC} (0.1 - 1.0MHz, excluding Current Through the Reset Pull-up)






Figure 23-42. Reset Supply Current vs. V_{CC} (1 - 20MHz, Excluding Current Through the Reset Pull-up)

RESET SUPPLY CURRENT vs. V_{CC} EXCLUDING CURRENT THROUGH THE RESET PULLUP





Figure 23-43. Minimum Reset Pulse Width vs. V_{CC}

MINIMUM RESET PULSE WIDTH vs. V_{CC}





24. Register Summary

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
0x3F (0x5F)	SREG	I	Т	Н	S	٧	N	Z	С	Page 8
0x3E (0x5E)	SPH	-	-	-	-	-	-	SP9	SP8	Page 11
0x3D (0x5D)	SPL	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	Page 11
0x3C (0x5C)	OCR0B			Timer/	Counter0 - Outp	out Compare Re	gister B			Page 88
0x3B (0x5B)	GIMSK	_	INT0	PCIE1	PCIE0	-	_	_	-	Page 53
0x3A (0x5A	GIFR	_	INTF0	PCIF1	PCIF0	-	_	_	-	Page 54
0x39 (0x59)	TIMSK0	_	-	_	-	-	OCIE0B	OCIE0A	TOIE0	Page 89
0x38 (0x58)	TIFR0		-	_	-	-	OCF0B	OCF0A	TOV0	Page 89
0x37 (0x57)	SPMCSR	_	-	_	CTPB	RFLB	PGWRT	PGERS	SPMEN	Page 161
0x36 (0x56)	OCR0A		1	•	Counter0 – Outp		_	1	,	Page 88
0x35 (0x55)	MCUCR	BODS	PUD	SE	SM1	SM0	BODSE	ISC01	ISC00	Page 53
0x34 (0x54)	MCUSR	_	-	_	-	WDRF	BORF	EXTRF	PORF	Page 46
0x33 (0x53)	TCCR0B	FOC0A	FOC0B	_	_	WGM02	CS02	CS01	CS00	Page 87
0x32 (0x52)	TCNT0		1	ı		counter0	ı	ı		Page 88
0x31 (0x51)	OSCCAL	CAL7	CAL6	CAL5	CAL4	CAL3	CAL2	CAL1	CAL0	Page 32
0x30 (0x50)	TCCR0A	COM0A1	COM0A0	COM0B1	COM0B0	-		WGM01	WGM00	Page 84
0x2F (0x4F)	TCCR1A	COM1A1	COM1A0	COM1B1	COM1B0	-		WGM11	WGM10	Page 113
0x2E (0x4E)	TCCR1B	ICNC1	ICES1	_	WGM13	WGM12	CS12	CS11	CS10	Page 115
0x2D (0x4D)	TCNT1H				Counter1 – Cou					Page 117
0x2C (0x4C)	TCNT1L				/Counter1 – Cou		-			Page 117
0x2B (0x4B)	OCR1AH OCR1AL				ounter1 – Comp		,			Page 117
0x2A (0x4A) 0x29 (0x49)	OCR1AL OCR1BH				ounter1 – Comp ounter1 – Comp					Page 117
0x29 (0x49) 0x28 (0x48)										Page 117
0x28 (0x48) 0x27 (0x47)	OCR1BL DWDR			Timer/C	ounter1 – Comp DWD		low byte			Page 117 Page 157
0x27 (0x47) 0x26 (0x46)	CLKPR	CLKPCE			DWD	CLKPS3	CLKPS2	CLKPS1	CLKPS0	Page 32
0x26 (0x46) 0x25 (0x45)	ICR1H	CLRFCE	_	Timor/Co	unter1 - Input C		l .	CLRF31	CLRF30	Page 118
0x23 (0x43) 0x24 (0x44)	ICR1L				ounter1 - Input C	, ,	• •			Page 118
0x23 (0x43)	GTCCR	TSM	_	- Tilliel/CC			Low Byte	_	PSR10	Page 121
0x22 (0x42)	TCCR1C	FOC1A	FOC1B	_	_	_	_	_	-	Page 116
0x21 (0x41)	WDTCSR	WDIF	WDIE	WDP3	WDCE	WDE	WDP2	WDP1	WDP0	Page 46
0x20 (0x40)	PCMSK1	-	-	-	-	PCINT11	PCINT10	PCINT9	PCINT8	Page 54
0x1F (0x3F)	EEARH	_	_	_	_	-	-	-	EEAR8	Page 22
0x1E (0x3E)	EEARL	EEAR7	EEAR6	EEAR5	EEAR4	EEAR3	EEAR2	EEAR1	EEAR0	Page 22
0x1D (0x3D)	EEDR		<u> </u>			ata Register			-	Page 22
0x1C (0x3C)	EECR	_	-	EEPM1	EEPM0	EERIE	EEMPE	EEPE	EERE	Page 22
0x1B (0x3B)	PORTA	PORTA7	PORTA6	PORTA5	PORTA4	PORTA3	PORTA2	PORTA1	PORTA0	Page 70
0x1A (0x3A)	DDRA	DDA7	DDA6	DDA5	DDA4	DDA3	DDA2	DDA1	DDA0	Page 71
0x19 (0x39)	PINA	PINA7	PINA6	PINA5	PINA4	PINA3	PINA2	PINA1	PINA0	Page 71
0x18 (0x38)	PORTB	-	-	-	-	PORTB3	PORTB2	PORTB1	PORTB0	Page 71
0x17 (0x37)	DDRB	_	-	_	-	DDB3	DDB2	DDB1	DDB0	Page 71
0x16 (0x36)	PINB	_	-	_	_	PINB3	PINB2	PINB1	PINB0	Page 71
0x15 (0x35)	GPIOR2				General Purpos	se I/O Register 2	!			Page 24
0x14 (0x34)	GPIOR1					se I/O Register 1				Page 24
0x13 (0x33)	GPIOR0		1	1		e I/O Register 0	1	1	,	Page 24
0x12 (0x32)	PCMSK0	PCINT7	PCINT6	PCINT5	PCINT4	PCINT3	PCINT2	PCINT1	PCINT0	Page 55
0x11 (0x31))	Reserved									
0x10 (0x30)	USIBR					r Register				Page 130
0x0F (0x2F)	USIDR	110:0:=	110:0:=	110:==		Register	11010:			Page 130
0x0E (0x2E)	USISR	USISIF	USIOIF	USIPF	USIDC	USICNT3	USICNT2	USICNT1	USICNT0	Page 130
0x0D (0x2D)	USICR	USISIE	USIOIE	USIWM1	USIWM0	USICS1	USICS0	USICLK	USITC	Page 131
0x0C (0x2C)	TIMSK1	_	-	ICIE1	_	-	OCIE1B	OCIE1A	TOIE1	Page 118
0x0B (0x2B)	TIFR1	_	-	I ICFI			OCF1B	OCF1A	TOV1	Page 119
0x0A (0x2A) 0x09 (0x29)	Reserved Reserved									
0x09 (0x29) 0x08 (0x28)	ACSR	ACD	ACBG	ACO	ACI	ACIE	ACIC	ACIS1	ACIS0	Page 135
0x08 (0x28) 0x07 (0x27)	ADMUX	REFS1	REFS0	MUX5	MUX4	MUX3	MUX2	MUX1	MUX0	Page 149
0x07 (0x27) 0x06 (0x26)	ADCSRA	ADEN	ADSC	ADATE	ADIF	ADIE	ADPS2	ADPS1	ADPS0	Page 149 Page 152
0x05 (0x25)	ADCH	ADEN	ADOU	ADATE		ister High Byte	ADFOL	ADFOI	ADESU	Page 153
0x04 (0x24)	ADCL					gister Low Byte				Page 153
0x03 (0x23)	ADCSRB	BIN	ACME	_	ADC Data net		ADTS2	ADTS1	ADTS0	Page 154
0x02 (0x22)	Reserved	DIIV	/ NOIVIL		ADEAIL		1,102	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	7.5100	1 ago 104
0x01 (0x21)	DIDR0	ADC7D	ADC6D	ADC5D	ADC4D	ADC3D	ADC2D	ADC1D	ADC0D	Page 136,Page 155
0x00 (0x20)	PRR	- ADOTD	- -	- -	-	PRTIM1	PRTIM0	PRUSI	PRADC	Page 36

Note:

- 1. For compatibility with future devices, reserved bits should be written to logical zero if accessed. Reserved I/O memory addresses should never be written.
- 2. I/O Registers within the address range 0x00 0x1F are directly bit-accessible using the SBI and CBI instructions. In these registers, the value of single bits can be checked by using the SBIS and SBIC instructions.
- 3. Some of the Status Flags are cleared by writing a logical one to them. Note that, unlike most other AVRs, the CBI and SBI instructions will only operation the specified bit, and can therefore be used on registers containing such Status Flags. The CBI and SBI instructions work with registers 0x00 to 0x1F only.





25. Instruction Set Summary

Mnemonics	Operands	Description	Operation	Flags	#Clocks
ARITHMETIC AND L	OGIC INSTRUCTIONS	3	-		
ADD	Rd, Rr	Add two Registers	Rd ←Rd + Rr	Z,C,N,V,H	1
ADC	Rd, Rr	Add with Carry two Registers	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,H	1
ADIW	Rdl,K	Add Immediate to Word	Rdh:Rdl ←Rdh:Rdl + K	Z,C,N,V,S	2
SUB	Rd, Rr	Subtract two Registers	Rd ←Rd - Rr	Z,C,N,V,H	1
SUBI	Rd, K	Subtract Constant from Register	Rd ←Rd - K	Z,C,N,V,H	1
SBC	Rd, Rr	Subtract with Carry two Registers	Rd ←Rd - Rr - C	Z,C,N,V,H	1
SBCI	Rd, K	Subtract with Carry Constant from Reg.	Rd ←Rd - K - C	Z,C,N,V,H	1
SBIW	RdI,K	Subtract Immediate from Word	Rdh:Rdl ←Rdh:Rdl - K	Z,C,N,V,S	2
AND	Rd, Rr	Logical AND Registers	Rd ←Rd • Rr	Z,N,V	1
ANDI	Rd, K	Logical AND Register and Constant	Rd ←Rd • K	Z,N,V	1
OR	Rd, Rr	Logical OR Registers	Rd ←Rd v Rr	Z,N,V	1
ORI	Rd, K	Logical OR Register and Constant	Rd ←Rd v K	Z,N,V	1
EOR	Rd, Rr	Exclusive OR Registers	Rd ←Rd ⊕ Rr	Z,N,V	1
COM	Rd	One's Complement	Rd ←0xFF –Rd	Z,C,N,V	1
NEG	Rd	Two's Complement	Rd ←0x00 –Rd	Z,C,N,V,H	1
SBR	Rd,K	Set Bit(s) in Register	Rd ←Rd v K	Z,N,V	1
CBR	Rd,K	Clear Bit(s) in Register	$Rd \leftarrow Rd \bullet (0xFF - K)$	Z,N,V	1
INC	Rd	Increment	Rd ←Rd + 1	Z,N,V	1
DEC	Rd	Decrement	Rd ←Rd −1	Z,N,V	1
TST	Rd	Test for Zero or Minus	Rd ←Rd • Rd	Z,N,V	1
CLR	Rd	Clear Register	$Rd \leftarrow Rd \oplus Rd$	Z,N,V	1
SER	Rd	Set Register	Rd ←0xFF	None	1
BRANCH INSTRUCT			1	T	
RJMP	k	Relative Jump	PC ←PC + k + 1	None	2
IJMP		Indirect Jump to (Z)	PC ←Z	None	2
RCALL	k	Relative Subroutine Call	PC ←PC + k + 1	None	3
ICALL		Indirect Call to (Z)	PC ←Z	None	3
RET		Subroutine Return	PC ←STACK	None	4
RETI		Interrupt Return	PC ←STACK	1	4
CPSE	Rd,Rr	Compare, Skip if Equal	if (Rd = Rr) PC ←PC + 2 or 3	None	1/2/3
CP	Rd,Rr	Compare	Rd –Rr	Z, N,V,C,H	1
CPC	Rd,Rr	Compare with Carry	Rd –Rr –C	Z, N,V,C,H	1
CPI	Rd,K	Compare Register with Immediate	Rd –K	Z, N,V,C,H	1
SBRC	Rr, b	Skip if Bit in Register Cleared	if (Rr(b)=0) PC ←PC + 2 or 3	None	1/2/3
SBRS	Rr, b	Skip if Bit in Register is Set	if (Rr(b)=1) PC ←PC + 2 or 3	None	1/2/3
SBIC	P, b	Skip if Bit in I/O Register Cleared	if (P(b)=0) PC ←PC + 2 or 3	None	1/2/3
SBIS	P, b	Skip if Bit in I/O Register is Set	if (P(b)=1) PC ←PC + 2 or 3	None	1/2/3
BRBS	s, k	Branch if Status Flag Set	if (SREG(s) = 1) then PC←PC+k + 1	None	1/2
BRBC	s, k	Branch if Status Flag Cleared	if (SREG(s) = 0) then PC←PC+k + 1	None	1/2
BREQ	k	Branch if Equal	if $(Z = 1)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRNE	k	Branch if Not Equal	if $(Z = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRCS	k	Branch if Carry Set	if (C = 1) then PC \leftarrow PC + k + 1	None	1/2 1/2
BRCC		Branch if Carry Cleared	if (C = 0) then PC ←PC + k + 1 if (C = 0) then PC ←PC + k + 1	None	
BRSH	k	Branch if Same or Higher	` ′	None	1/2
BRLO BRMI	k k	Branch if Lower	if (C = 1) then PC ←PC + k + 1 if (N = 1) then PC ←PC + k + 1	None	1/2 1/2
BRPL	k	Branch if Minus	, ,	None	1/2
BRGE	k	Branch if Plus Branch if Greater or Equal, Signed	if (N = 0) then PC ←PC + k + 1 if (N ⊕ V= 0) then PC ←PC + k + 1	None None	1/2
BRLT	k				1/2
BRHS	k	Branch if Less Than Zero, Signed Branch if Half Carry Flag Set	if (N ⊕ V= 1) then PC ←PC + k + 1 if (H = 1) then PC ←PC + k + 1	None	1/2
BRHC	k	Branch if Half Carry Flag Set	if (H = 0) then PC ←PC + k + 1 if (H = 0) then PC ←PC + k + 1	None None	1/2
BRTS	k	Branch if T Flag Set	if (T = 1) then $PC \leftarrow PC + k + 1$	None	1/2
BRTC	k	Branch if T Flag Cleared	if (T = 0) then PC ←PC + k + 1	None	1/2
BRVS	k	Branch if Overflow Flag is Set	if (V = 1) then PC ←PC + k + 1	None	1/2
BRVC	k	Branch if Overflow Flag is Cleared	if (V = 0) then PC ←PC + k + 1	None	1/2
BRIE	k	Branch if Interrupt Enabled	if (I = 1) then PC ←PC + k + 1	None	1/2
	k	Branch if Interrupt Disabled	if (I = 0) then PC ←PC + k + 1	None	1/2
BRID		Dranen i interrupt Dioabied	(o) mon	.40110	1/2
BRID BIT AND BIT-TEST I	NSTRUCTIONS				
BIT AND BIT-TEST I		Set Rit in I/O Register	I/O(P h) ←1	None	2
SBI	P,b	Set Bit in I/O Register Clear Bit in I/O Register	I/O(P,b) ←1 I/O(P b) ←0	None None	2
BIT AND BIT-TEST I		Set Bit in I/O Register Clear Bit in I/O Register Logical Shift Left	$I/O(P,b) \leftarrow 1$ $I/O(P,b) \leftarrow 0$ $Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$	None None Z,C,N,V	2 2 1

Mnemonics	Operands	Description	Operation	Flags	#Clocks
ROL	Rd	Rotate Left Through Carry	$Rd(0)\leftarrow C,Rd(n+1)\leftarrow Rd(n),C\leftarrow Rd(7)$	Z,C,N,V	1
ROR	Rd	Rotate Right Through Carry	$Rd(7)\leftarrow C,Rd(n)\leftarrow Rd(n+1),C\leftarrow Rd(0)$	Z,C,N,V	1
ASR	Rd	Arithmetic Shift Right	$Rd(n) \leftarrow Rd(n+1), n=06$	Z,C,N,V	1
SWAP	Rd	Swap Nibbles	Rd(30)←Rd(74),Rd(74)←Rd(30)	None	1
BSET	s	Flag Set	SREG(s) ←1	SREG(s)	1
BCLR	s	Flag Clear	SREG(s) ←0	SREG(s)	1
BST	Rr, b	Bit Store from Register to T	T ←Rr(b)	T	1
BLD	Rd, b	Bit load from T to Register	Rd(b) ←T	None	1
SEC		Set Carry	C ←1	С	1
CLC		Clear Carry	C ←0	С	1
SEN		Set Negative Flag	N ←1	N	1
CLN		Clear Negative Flag	N ←0	N	1
SEZ		Set Zero Flag	Z ←1	Z	1
CLZ		Clear Zero Flag	Z ←0	Z	1
SEI		Global Interrupt Enable	I ←1	1	1
CLI		Global Interrupt Disable	1 ←0	1	1
SES		Set Signed Test Flag	S ←1	S	1
CLS		Clear Signed Test Flag	S ←0	S	1
SEV		Set Twos Complement Overflow.	V ←1	V	1
CLV		Clear Twos Complement Overflow	V ←0	V	1
SET		Set T in SREG	T ←1	Т	1
CLT		Clear T in SREG	T ←0	Т	1
SEH		Set Half Carry Flag in SREG	H ←1	н	1
CLH		Clear Half Carry Flag in SREG	H ←0	н	1
DATA TRANSFER I	NSTRUCTIONS	· · ·	-	•	•
MOV	Rd, Rr	Move Between Registers	Rd ←Rr	None	1
MOVW	Rd, Rr	Copy Register Word	Rd+1:Rd ←Rr+1:Rr	None	1
LDI	Rd, K	Load Immediate	Rd ←K	None	1
LD	Rd, X	Load Indirect	$Rd \leftarrow (X)$	None	2
LD	Rd, X+	Load Indirect and Post-Inc.	$Rd \leftarrow (X), X \leftarrow X + 1$	None	2
LD	Rd, - X	Load Indirect and Pre-Dec.	X ←X - 1, Rd ←(X)	None	2
LD	Rd, Y	Load Indirect	Rd ←(Y)	None	2
LD	Rd, Y+	Load Indirect and Post-Inc.	$Rd \leftarrow (Y), Y \leftarrow Y + 1$	None	2
LD	Rd, - Y	Load Indirect and Pre-Dec.	Y ←Y - 1, Rd ←(Y)	None	2
LDD	Rd,Y+q	Load Indirect with Displacement	Rd ←(Y + q)	None	2
LD	Rd, Z	Load Indirect	Rd ←(Z)	None	2
LD	Rd, Z+	Load Indirect and Post-Inc.	Rd ←(Z), Z ←Z+1	None	2
LD	Rd, -Z	Load Indirect and Pre-Dec.	Z ←Z - 1, Rd ←(Z)	None	2
LDD	Rd, Z+q	Load Indirect with Displacement	Rd ←(Z + q)	None	2
LDS	Rd, k	Load Direct from SRAM	Rd ←(k)	None	2
ST	X, Rr	Store Indirect	(X) ←Rr	None	2
ST	X+, Rr	Store Indirect and Post-Inc.	(X) ←Rr, X ←X + 1	None	2
ST	- X, Rr	Store Indirect and Pre-Dec.	X ←X - 1, (X) ←Rr	None	2
ST	Y, Rr	Store Indirect	(Y) ←Rr	None	2
ST	Y+, Rr	Store Indirect and Post-Inc.	(Y) ←Rr, Y ←Y + 1	None	2
ST	- Y, Rr	Store Indirect and Pre-Dec.	Y ←Y - 1, (Y) ←Rr	None	2
STD	Y+q,Rr	Store Indirect with Displacement	(Y + q) ←Rr	None	2
ST	Z, Rr	Store Indirect	(Z) ←Rr	None	2
ST	Z+, Rr	Store Indirect and Post-Inc.	(Z) ←Rr, Z ←Z + 1	None	2
ST	-Z, Rr	Store Indirect and Pre-Dec.	Z ←Z - 1, (Z) ←Rr	None	2
STD	Z+q,Rr	Store Indirect with Displacement	(Z + q) ←Rr	None	2
STS	k, Rr	Store Direct to SRAM	(k) ←Rr	None	2
LPM	.,	Load Program Memory	R0 ←(Z)	None	3
LPM	Rd, Z	Load Program Memory	Rd ←(Z)	None	3
LPM	Rd, Z+	Load Program Memory and Post-Inc	Rd ←(Z), Z ←Z+1	None	3
SPM	, = 1	Store Program Memory	(z) ←R1:R0	None	
IN	Rd, P	In Port	Rd ←P	None	1
OUT	P, Rr	Out Port	P ←Rr	None	1
PUSH	Rr	Push Register on Stack	STACK ←Rr	None	2
POP	Rd	Pop Register from Stack	Rd ←STACK		2
MCU CONTROL INS		I i op negiotet itotil otatik	I III COTAON	None	
	SINUCIONS	No Operation		Non-	
NOP	-	No Operation	(and appointed described Older towards)	None	1
SLEEP		Sleep Watchdox Boost	(see specific descr. for Sleep function)	None	1
WDR		Watchdog Reset	(see specific descr. for WDR/Timer)	None	1
BREAK		Break	For On-chip Debug Only	None	N/A





26. Ordering Information

26.1 ATtiny24/44/84


Ordering Code	Speed (MHz) ⁽³⁾	Power Supply (V)	Package ⁽¹⁾⁽²⁾	Operation Range
ATtiny24-15SSZ	16	2.7 - 5.5	TU	Automotive (-40° to +125°C)
ATtiny24-15MZ	16	2.7 - 5.5	PC	Automotive (-40° to +125°C)
ATtiny44-15SSZ	16	2.7 - 5.5	TU	Automotive (-40° to +125°C)
ATtiny44-15MZ	16	2.7 - 5.5	PC	Automotive (-40° to +125°C)
ATtiny84-15MZ	16	2.7 - 5.5	PC	Automotive (-40° to +125°C)

- Notes: 1. Green and ROHS packaging
 - 2. Tape and Reel with Dry-pack delivery.
 - 3. For Speed vs. V_{CC} , see Figure 22-1 on page 179.

Package Type		
TU	14-lead, 0.150" Wide Body, Plastic Gull Wing Small Outline Package (SOIC)	
PC	20-pad, 4 x 4 x 0.8 mm Body, Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF)	

27. Packaging Information


27.1 PC







27.2 TU



28. Errata

The revision letter in this section refers to the revision of the Atmel® ATtiny24/44/84 Automotive device.

28.1 ATtiny24 Automotive

28.1.1 Rev. E

1. No known errata.

28.2 ATtiny44 Automotive

28.2.1 Rev. D

1. No known errata.

28.3 ATtiny84 Automotive

28.3.1 Rev. B

1. No known errata.





29. Datasheet Revision History

29.1 Rev E 02/11

1. MCUCR registers updated.

29.2 Rev D 09/10

1. BOD values updated.

29.3 Rev C 11/08

- 1. Internal RC oscillator accuracy update. See "Calibrated Internal RC Oscillator" on page 29.
- ADC characteristics update. See "ADC Characteristics Preliminary Data" on page 182.
- 3. DC characteristics update. See Table 22-1 on page 178.
- 4. Brown-out Detector Hysteresis See Table 22-4 on page 181
- 5. Calibrated Internal RC Oscillator Accuracy update See "Calibration Accuracy of Internal RC Oscillator" on page 180.

29.4 Rev B 09/07

- 1. DC Characteristics updated. Section 22. on page 178.
- 2. ADC maximum resolution corrected. Section 18. on page 137.
- 3. POR value updated. Table 9-1 on page 42.

29.5 Rev A 05/07

 Initial Automotive version. Started from Industrial specification document 8006 rev. E 09/06.

30. Table of Contents

	Featur	res	1
1	Pin Co	onfigurations	2
	1.1	Disclaimer	2
2	Overv	iew	3
	2.1	Block Diagram	3
	2.2	Automotive Quality Grade	4
	2.3	Pin Descriptions	5
3	Resou	ırces	<i>6</i>
4	About	Code Examples	<i>6</i>
5	CPU C	CPU Core	
	5.1	Overview	7
	5.2	Architectural Overview	7
	5.3	ALU – Arithmetic Logic Unit	8
	5.4	Status Register	8
	5.5	General Purpose Register File	10
	5.6	Stack Pointer	11
	5.7	Instruction Execution Timing	12
	5.8	Reset and Interrupt Handling	12
6	Memo	ries	15
	6.1	In-System Re-programmable Flash Program Memory	15
	6.2	SRAM Data Memory	15
	6.3	EEPROM Data Memory	17
	6.4	I/O Memory	21
	6.5	Register Description	22
7	Syster	m Clock and Clock Options	25
	7.1	Clock Systems and their Distribution	25
	7.2	Clock Sources	26
	7.3	Default Clock Source	26
	7.4	Crystal Oscillator	27
	7.5	Low-frequency Crystal Oscillator	28
	7.6	Calibrated Internal RC Oscillator	29
	7.7	External Clock	29





	7.8	128kHz Internal Oscillator	31
	7.9	System Clock Prescaler	31
	7.10	Register Description	32
8	Power	Management and Sleep Modes	. 34
	8.1	Sleep Modes	34
	8.2	Idle Mode	34
	8.3	ADC Noise Reduction Mode	35
	8.4	Power-down Mode	35
	8.5	Standby Mode	35
	8.6	Software BOD Disable	35
	8.7	Power Reduction Register	36
	8.8	Minimizing Power Consumption	36
	8.9	Register Description	38
9	Systen	n Control and Reset	. 40
	9.1	Resetting the AVR	40
	9.2	Reset Sources	40
	9.3	Power-on Reset	41
	9.4	External Reset	42
	9.5	Brown-out Detection	43
	9.6	Watchdog Reset	43
	9.7	Internal Voltage Reference	44
	9.8	Watchdog Timer	44
	9.9	Timed Sequences for Changing the Configuration of the Watchdog Timer	.45
	9.10	Register Description	46
10	Interru	pts	. 50
	10.1	Interrupt Vectors	50
11	Extern	al Interrupts	. 52
	11.1	Pin Change Interrupt Timing	52
	11.2	Register Description	53
12	I/O Por	ts	. 56
	12.1	Overview	56
	12.2	Ports as General Digital I/O	57
	12.3	Alternate Port Functions	
	12.4	Register Description	70

13	8-bit Ti	imer/Counter0 with PWM	72
	13.1	Features	72
	13.2	Overview	72
	13.3	Timer/Counter Clock Sources	73
	13.4	Counter Unit	73
	13.5	Output Compare Unit	74
	13.6	Compare Match Output Unit	76
	13.7	Modes of Operation	77
	13.8	Timer/Counter Timing Diagrams	82
	13.9	Register Description	84
14	16-bit 7	Timer/Counter1	91
	14.1	Features	91
	14.2	Overview	91
	14.3	Accessing 16-bit Registers	94
	14.4	Timer/Counter Clock Sources	96
	14.5	Counter Unit	97
	14.6	Input Capture Unit	98
	14.7	Output Compare Units	100
	14.8	Compare Match Output Unit	102
	14.9	Modes of Operation	103
	14.10	Timer/Counter Timing Diagrams	110
	14.11	Register Description	113
15	Timer/0	Counter Prescaler	120
	15.1	Prescaler Reset	120
	15.2	External Clock Source	120
	15.3	Register Description	121
16	USI – L	Iniversal Serial Interface	122
	16.1	Features	122
	16.2	Overview	122
	16.3	Functional Descriptions	123
	16.4	Alternative USI Usage	129
	16.5	Register Descriptions	130
17	Analog	Comparator	134
	17.1	Analog Comparator Multiplexed Input	134
	17.2	Register Description	135





18	Analog	r-to-Digital Converter	137
	18.1	Features	137
	18.2	Overview	137
	18.3	ADC Operation	138
	18.4	Starting a Conversion	139
	18.5	Prescaling and Conversion Timing	140
	18.6	Changing Channel or Reference Selection	143
	18.7	ADC Noise Canceller	144
	18.8	ADC Conversion Result	147
	18.9	Temperature Measurement	148
	18.10	Register Description	149
19	debugl	WIRE On-chip Debug System	156
	19.1	Features	156
	19.2	Overview	156
	19.3	Physical Interface	156
	19.4	Software Break Points	157
	19.5	Limitations of debugWIRE	157
	19.6	Register Description	157
20	Self-Pr	ogramming the Flash	158
	20.1	Performing Page Erase by SPM	158
	20.2	Filling the Temporary Buffer (Page Loading)	158
	20.3	Performing a Page Write	159
	20.4	Addressing the Flash During Self-Programming	159
	20.5	Register Description	161
21	Memor	y Programming	163
	21.1	Program And Data Memory Lock Bits	163
	21.2	Fuse Bytes	164
	21.3	Signature Bytes	165
	21.4	Calibration Byte	165
	21.5	Page Size	166
	21.6	Serial Downloading	167
	21.7	High-voltage Serial Programming	171
	21.8	High-voltage Serial Programming Algorithm	172

22	Electric	cal Characteristics	178
	22.1	Absolute Maximum Ratings	178
	22.2	Speed Grades	179
	22.3	Clock Characterizations	180
	22.4	System and Reset Characterizations	181
	22.5	ADC Characteristics – Preliminary Data	182
	22.6	Serial Programming Characteristics	184
	22.7	High-voltage Serial Programming Characteristics	186
23	Туріса	l Characteristics – Preliminary Data	187
	23.1	Active Supply Current	187
	23.2	Idle Supply Current	191
	23.3	Supply Current of IO modules	194
	23.4	Power-down Supply Current	194
	23.5	Pin Pull-up	195
	23.6	Pin Driver Strength	197
	23.7	Pin Threshold and Hysteresis	199
	23.8	BOD Threshold and Analog Comparator Offset	202
	23.9	Internal Oscillator Speed	204
	23.10	Current Consumption of Peripheral Units	206
	23.11	Current Consumption in Reset and Reset Pulse width	208
24	Registe	er Summary	210
25	Instruc	tion Set Summary	212
26	Orderii	ng Information	214
	26.1	ATtiny24/44/84	214
27	Packad	ging Information	215
	27.1	PC	
	27.2	TU	216
28	Errata		217
	28.1	ATtiny24 Automotive	217
	28.2	ATtiny44 Automotive	217
	28.3	ATtiny84 Automotive	217





29	Datash	218	
	29.1	Rev E 02/11	218
	29.2	Rev D 09/10	218
	29.3	Rev C 11/08	218
	29.4	Rev B 09/07	218
	29.5	Rev A 05/07	218
30	Table o	of Contents	219



Atmel Corporation

2325 Orchard Parkway San Jose, CA 95131 USA

Tel: (+1)(408) 441-0311

Fax: (+1)(408) 487-2600

Atmel Asia Limited

Unit 01-5 & 16, 19/F BEA Tower, Millennium City 5 418 Kwun Tong Road Kwun Tong, Kowloon HONG KONG

Tel: (+852) 2245-6100 **Fax:** (+852) 2722-1369

Atmel Munich GmbH

Business Campus
Parkring 4
D-85748 Garching b. Munich
GERMANY

Tel: (+49) 89-31970-0 **Fax:** (+49) 89-3194621

Atmel Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 JAPAN

Tel: (+81) (3) 3523-3551 **Fax:** (+81) (3) 3523-7581

© 2011 Atmel Corporation. All rights reserved. / Rev.: 7701E-AVR-02/11

Atmel[®], Atmel logo and combinations thereof, AVR[®], AVR[®] logo, AVR Studio[®] and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and products descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.