

Future Technology Devices International Ltd

FT233HP/FT232HP

(High Speed USB Bridge with Type-C/PD3.0 Controller)

The FT233HP/FT232HP is a Hi-Speed USB device with Type-C/PD 3.0 controller IC that fully supports the latest USB Type-C and Power Delivery (PD) standards enabling support for power negotiation with the ability to sink or source current to a USB host device. The USB bridge function delivers 1 independent channel compatible with the FT232H – Single Hi-speed USB to multipurpose UART/FIFO solution. The FT233HP/FT232HP has the following advanced features:

- Supports PD Specification 3.0.
- 2 USB PD 3.0 Port Support. Port 1 supports Dual Role Swap Function while Port 2 supports sink mode with charging function through to Port 1 (FT233HPQ and FT233HPL only).
- Supports 5V3A, 9V3A, 12V3A, 15V3A, 20V3A and more PDOs as sink or source.
- Type-C/PD Physical Layer Protocol.
- PD policy engine using 32-bit RISC controller with 8kB data RAM and 48kB code ROM.
- PD mode configuration through external EEPROM.
- Options to use external MCU controlling PD policy through I2C interface.
- Up to 8 Configurable PD GPIO pins support.
- External MCU support through I2C bus.
- External EEPROM support for USB device configuration and PD profile.
- Single channel USB to serial / parallel ports with a variety of configurations.
- Entire USB protocol handled on the chip. No USB specific firmware programming required.
- USB 2.0 Hi-Speed (480Mbits/Second) and Full Speed (12Mbits/Second) compatible.
- Multi-Protocol Synchronous Serial Engine (MPSSE) to simplify synchronous serial protocol (USB to JTAG, I²C (MASTER), SPI (MASTER) or bit-bang) design.
- UART transfer data rate up to 12Mbaud. (RS232 Data Rate limited by external level shifter).
- USB to asynchronous 245 FIFO mode for transfer data rate up to 8 Mbyte/Sec.
- USB to synchronous 245 parallel FIFO mode for transfers up to 40 Mbytes/Sec



- Supports a proprietary half duplex FT1248 interface with a configurable width, bi-directional data bus (1, 2, 4 or 8 bits wide).
- CPU-style FIFO interface mode simplifies CPU interface design.
- Fast serial interface option.
- FTDI's royalty-free Virtual Com Port (VCP) and Direct (D2XX) drivers eliminate the requirement for USB driver development in most cases.
- Adjustable receive buffer timeout.
- Option for transmit and receive LED drive signals.
- Bit-bang Mode interface option with RD# and WR# strobes
- Highly integrated design includes 5V to 3.3/+1.8V LDO regulator for VCORE, integrated POR function
- Asynchronous serial UART interface option with full hardware handshaking and modem interface signals.
- Fully assisted hardware or X-On / X-Off software handshaking.
- UART Interface supports 7/8 bit data, 1/2 stop bits, and Odd/Even/Mark/Space/No Parity.
- Auto-transmit enable control for RS485 serial applications using the TXDEN pin.
- Operational mode configuration and USB Description strings configurable in external EEPROM over the USB interface
- Configurable I/O drives strength (4, 8, 12 or 16mA) and slew rate.
- Low operating and USB suspend current.
- UHCI/OHCI/EHCI host controller compatible.
- USB Bulk data transfer mode (512 byte packets in Hi-Speed mode).
- +1.2V (chip core) and +3.3V I/O interfacing (+5V Tolerant).
- Extended -40°C to 85°C industrial operating temperature
- 3 IC Package with RoHS compliant Support:
 - FT233HPQ:Compact 64-pin Lead Free QFN package supports 2 PD 3.0 port
 - FT233HPL:Compact 64-pin Lead Free LQFP package supports 2 PD 3.0 port
 - FT232HPQ:Compact 56-pin Lead Free QFN package supports 1 PD 3.0 Port
- Configurable ACBUS I/O pins.

Neither the whole nor any part of the information contained in, or the product described in this manual, may be adapted or reproduced in any material or electronic form without the prior written consent of the copyright holder. This product and its documentation are supplied on an as-is basis and no warranty as to their suitability for any particular purpose is either made or implied. Future Technology Devices International Ltd will not accept any claim for damages howsoever arising as a result of use or failure of this product. Your statutory rights are not affected. This product or any variant of it is not intended for use in any medical appliance, device or system in which the failure of the product might reasonably be expected to result in personal injury. This document provides preliminary information that may be subject to change without notice. No freedom to use patents or other intellectual property rights is implied by the publication of this document. Future Technology Devices International Ltd, Unit 1, 2 Seaward Place, Centurion Business Park, Glasgow G41 1HH United Kingdom. Scotland Registered Company Number: SC136640



1 Typical Applications

- USB Type-C/USB 3.0 Power Delivery Support
- High-power application via USB PD and/or Type-C port
- Get power from USB device functions, e.g. portable USB host needs charging when USB is connected.
- Single chip USB to UART (RS232, RS422 or RS485)
- USB to FIFO
- USB to FT1248
- USB to JTAG
- USB to SPI
- USB to I²C
- USB to Bit-Bang
- USB to Fast Serial Interface
- USB to CPU target interface (as memory)

- USB Instrumentation
- USB Industrial Control
- USB EPOS Control
- USB MP3 Player Interface
- USB FLASH Card Reader / Writers
- Set Top Box USB interface
- USB Digital Camera Interface
- USB Bar Code Readers

1.1 Driver Support

The FT233HP/FT232HP requires USB device drivers (listed below), available free from http://www.ftdichip.com, to operate. The VCP version of the driver creates a Virtual COM Port allowing legacy serial port applications to operate over USB e.g. serial emulator application TTY. Another FTDI USB driver, the D2XX driver, can also be used with application software to directly access the FT233HP/FT232HP through a DLL.

Royalty free VIRTUAL COM PORT (VCP) DRIVERS for...

- Windows 10 32,64-bit
- Windows 8/8.1 32,64-bit
- Windows 7 32,64-bit
- Windows Server 2008 and server 2012 R2
- Mac OS-X
- Linux 2.4 and greater

Royalty free D2XX *Direct* Drivers (USB Drivers + DLL S/W Interface)

- Windows 10 32,64-bit
- Windows 8/8.1 32,64-bit
- Windows 7 32,64-bit
- Windows Server 2008 and server 2012 R2
- Linux 2.4 and greater
- Android(J2xx)
- Mac OS-X



1.2 Part Numbers

Part Number	Package
FT232HPQ -xxxx	56 Pin QFN
FT233HPQ-xxxx	64 Pin QFN
FT233HPL-xxxx	64 Pin LQFP

Please refer to section 7 for all package mechanical parameters.

1.3 USB Compliant

The FT233HP is fully compliant with the USB 2.0 specification and the USB Type-C & PD 3.0 specification. It has been given the USB-IF Test-ID (TID) 3425*.

The timing of the rise/fall time of the USB signals is not only dependant on the USB signal drivers, it is also dependant system and is affected by factors such as PCB layout, external components and any transient protection present on the USB signals. For USB compliance these may require a slight adjustment. Timing can also be changed by adding appropriate passive components to the USB signals.



^{*} for PD port1



2 FT233HP/FT232HP Block Diagram




Figure 1 - FT233HP/FT232HP Block Diagram

^{*}A full description of each function is available in section 4.



Table of Contents

1	Typ	pical Applications	2
1.1	D	river Support	2
1.2	Pa	art Numbers	3
1.3	U	SB Compliant	3
2	FT	233HP/FT232HP Block Diagram	4
_ 3		vice Pin Out and Signal Descriptions	
ح 3.1		-	
		F233HPQ 64 Pin QFN Package Diagram	
3.2		F233HPL 64 Pin LQFP Package Diagram	
3.3		Γ232HPQ 56 Pin QFN Package Diagram	
3.4		F233HP/FT232HP Pin Descriptions	
3.5		gnal Description	
3.6	A	CBUS Signal Option	. 16
3.7	Pi	n Configurations	. 16
3.7	7.1	FT233HP/232HP pins used in an UART interface	16
3.7	7.2	FT233HP/FT232HP Pins used in an FT245 Synchronous FIFO Interface	17
3.7	7.3	FT233HP/FT232HP Pins used in an FT245 Style asynchronous FIFO Interface .	18
3.7	7.4	FT233HP/232HP Configured as Synchronous/ Asynchronous Bit-Bang Interface	e 19
3.7	7.5	FT233HP/FT232HP Pins used in an MPSSE	19
3.7	7.6	FT233HP/FT232HP Pins used as a Fast Serial Interface	
3.7	7.7	FT233HP/FT232HP Pins Configured as a CPU-style FIFO Interface	
3.7	7.8	FT233HP/FT232HP Pins Configured as a FT1248 Interface	
4	Fui	nction Description	23
4.1	K	ey Features	. 23
4.2	Fu	unctional Block Descriptions	. 24
4.3	F1	Γ233HP/FT232HP UART Interface Mode Description	. 25
4.3	3.1	RS232 Configuration	25
4.3	3.2	RS422 Configuration	26
4.3	3.3	RS485 Configuration	26
4.4	F1	Γ245 Synchronous FIFO Interface Mode Description	. 27
4.4	4.1	FT245 Synchronous FIFO Read Operation	28
4.4	4.2	FT245 Synchronous FIFO Write Operation	28
4.5	F1	Γ245 Style Asynchronous FIFO Interface Mode Description	. 28
4.6	F1	Γ1248 Interface Mode Description	. 29
4.6	5.1		



4.6.2	2 F11248: 1-bit interface	3 I
4.7	Synchronous and Asynchronous Bit-Bang Interface Mode 3	32
4.7.	1 Asynchronous Bit-Bang Mode	32
4.7.2	2 Synchronous Bit-Bang Mode	33
4.8	MPSSE Interface Mode Description 3	34
4.8.	1 MPSSE Adaptive Clocking	35
4.9	Fast Serial Interface Mode Description 3	36
4.9.1	1 Outgoing Fast Serial Data	37
4.9.2	2 Incoming Fast Serial Data	37
4.9.3	Fast Serial Data Interface Example	37
4.10	CPU-style FIFO Interface Mode Description 3	8
4.11	RS232 UART Mode LED Interface Description 4	ŀO
4.12	Send Immediate/Wake Up (SIWU#)4	ŀO
4.13	FT233HP/FT232HP Mode Selection4	1
	Modes Configuration 4	
	JSB Type-C/Power Delivery 3.0 Controller 4	
5.1	PD Controller Description4	
5.2	Features4	
5.3	AC timing on GPIO pins4	
5.4	GPIO Timing for PD Operation4	
5.5	PD Voltage Parameter4	4
6 D	Devices Characteristics and Ratings4	6
6.1	Absolute Maximum Ratings4	ŀ6
6.2	DC Characteristics4	ŀ6
6.3	ESD Tolerance4	18
6.4	Thermal Characteristics 4	18
7 P	Package Parameters 4	.9
7.1	FT232HPQ, QFN-56 Package Dimensions4	
7.2	FT233HPQ, QFN-64 Package Dimensions 5	
7.3	FT233HPL, LQFP-64 Package Dimensions 5	
7.3 7.4		
	Solder Reflow Profile 5	
	Contact Information 5	
Appe	ndix A – References 5	5
Docu	ıment References5	55
Acro	nyms and Abbreviations5	55

FT233HP/FT232HP Datasheet Version 1.0



Document No.: FT_001484 Clearance No.: FTDI#558

Appendix B – List of Figures and Tables	56
List of Tables	56
List of Figures	57
Appendix C – Revision History	58



3 Device Pin Out and Signal Descriptions

There are three types of IC package for FT233HP IC: 64 pin QFN FT233HPQ, 64 pin LQFP FT233HPL and 56 pin QFN FT232HPQ. There pin numbering is illustrated in the schematic symbol shown in Figure 2, Figure 3 and Figure 4.

3.1 FT233HPQ 64 Pin QFN Package Diagram




Figure 2 - FT233HPQ-64 Pin Schematic Symbol



3.2 FT233HPL 64 Pin LQFP Package Diagram




Figure 3 - FT233HPL-64 Pin Schematic Symbol



3.3 FT232HPQ 56 Pin QFN Package Diagram




Figure 4 - FT232HPQ-56 Pin Schematic Symbol



3.4 FT233HP/FT232HP Pin Descriptions

This section describes the operation of the FT233HP/FT232HP pins. Both the LQFP and the QFN packages have the same function on each pin. The function of many pins is determined by the configuration of the FT233HP/FT232HP. Table 1 provides details about the function of each pin dependent on the configuration of the interface. Each of the functions is described in the following table (Note: The convention used throughout this document for active low signals is the signal name followed by #).

	FT233HP / FT232HP										
Pin Pin functions (depends on configuration)											
64 Pin #	56 Pin #	Pin Name	ASYNC Serial (RS232)	SYNC 245 FIFO	STYLE ASYNC 245 FIFO	ASYNC Bit-bang	SYNC Bit-bang	MPSSE	Fast Serial interface	CPU Style FIFO	FT1248
28	23	ADBUS0	TXD	D0	D0	D0	D0	TCK/SK	FSDI	D0	MIOSI0
29	24	ADBUS1	RXD	D1	D1	D1	D1	TDI/DO	FSCLK	D1	MIOSI1
30	25	ADBUS2	RTS#	D2	D2	D2	D2	TDO/DI	FSDO	D2	MIOSI2
31	26	ADBUS3	CTS#	D3	D3	D3	D3	TMS/CS	FSCTS	D3	MIOSI3
32	27	ADBUS4	DTR#	D4	D4	D4	D4	GPIOL0	** TriSt-UP	D4	MIOSI4
34	29	ADBUS5	DSR#	D5	D5	D5	D5	GPIOL1	** TriSt-UP	D5	MIOSI5
35	30	ADBUS6	DCD#	D6	D6	D6	D6	GPIOL2	** TriSt-UP	D6	MIOSI6
36	31	ADBUS7	RI#	D7	D7	D7	D7	GPIOL3	** TriSt-UP	D7	MIOSI7
37	32	ACBUS0	* TXDEN	RXF#	RXF#	ACBUS0	ACBUS0	GPIOH0	** ACBUS0	CS#	SCLK
38	33	ACBUS1	** ACBUS1	TXE#	TXE#	WRSTB#	WRSTB#	GPIOH1	** ACBUS1	A0	SS_n
39	34	ACBUS2	** ACBUS2	RD#	RD#	RDSTB#	RDSTB#	GPIOH2	** ACBUS2	RD#	MISO
40	35	ACBUS3	* RXLED#	WR#	WR#	ACBUS3	ACBUS3	GPIOH3	** ACBUS3	WR#	ACBUS3
42	37	ACBUS4	* TXLED#	SIWU#	SIWU#	SIWU#	SIWU#	GPIOH4	SIWU#	SIWU#	ACBUS4
43	38	ACBUS5	** ACBUS5	CLKOUT	ACBUS5	** ACBUS5	** ACBUS5	GPIOH5	** ACBUS5	** ACBUS5	ACBUS5
44	39	ACBUS6	** ACBUS6	OE#	ACBUS6	ACBUS6	ACBUS6	GPIOH6	** ACBUS6	** ACBUS6	ACBUS6
47	42	ACBUS7	WRSAV#	PWRSAV #	PWRSAV#	PWRSAV #	PWRSAV#	*** GPIOH7	PWRSAV#	PWRSAV #	PWRSAV #
48	43	ACBUS8	** ACBUS8	** ACBUS8	** ACBUS8	** ACBUS8	** ACBUS8	** ACBUS8	** ACBUS8	** ACBUS8	ACBUS8
49	44	ACBUS9	** ACBUS9	** ACBUS9	** ACBUS9	** ACBUS9	** ACBUS9	** ACBUS9	** ACBUS9	** ACBUS9	ACBUS9

Table 1 - FT233HP/FT232HP Pin Descriptions

Pins marked * require an EEPROM for assignment to these functions. Default is Tristate, Pull-Up

Pins marked ** default to tri-stated inputs with an internal 75K Ω (approx.) pull up resistor to VCCIO.

Pin marked *** default to GPIO line with an internal $75K\Omega$ pull down resistor to GND. Using the EEPROM this pin can be PWRSAV#(need to pull to VCC_USB) instead of GPIO mode.

Note: Initial Pin States - The device will start up as a UART port if no EEPROM is fitted. This also applies if an EEPROM is fitted until the EEPROM is read by the device. Therefore pins which are output in UART mode will be driving out at start-up. If an application uses a mode other than UART, ensure that any external signals do not cause contention during this time.



3.5 Signal Description

The operation of the following FT233HP/FT232HP pins are the same regardless of the configured mode:-

64 Pin No.	56 Pin No.	Name	Туре	Description
13,26,41, 51, 64	11,22,36, 46, 56	VCORE	POWER Input	+1.2V input. Core supply voltage input. Connect to pin 33 when using internal regulator.
5,15,18, 33,45	5,13,14, 28,40	VCCIO	POWER Input	+3.3V input. I/O interface power supply input. Failure to connect all VCCIO pins will result in failure of the device.
52	47	VCC_USB	POWER Input	+3.3V Input. Internal USB PHY power supply input. Note that this cannot be connected directly to the USB supply. A +3.3V regulator must be used. It is recommended that this supply is filtered using an LC filter. *Note: When migrating designs from the FT232H – note that due to the Power Delivery capabilities of the FT233H, the application may negotiate the VCC_USB voltage to be significantly greater than 5V. The designer must ensure that any signals derived from circuits powered by VCC_USB which are applied to the FT233H pins do not exceed the maximum input voltage for the pins at any time.
56	51	VCC_PD	POWER Input	+3.3V Input. Internal PD PHY power supply input.
22	18	VREGIN		+3.3V Input. Integrated 1.2V voltage regulator input.
23	19	VREGOUT	POWER Output	+1.2V Output. Integrated voltage regulator output. Connect to VCORE with 3.3uF filter capacitor. This output should not be used to power other circuits apart from VCORE.
24	20 FSOURCE		POWER Input	FSOURCE input pin for EFUSE. Leave float for normal operation
25	25 21 VPP		POWER Input	VPP input pin for EFUSE. Leave float for normal operation
14,21,46	12,17,41	GND	POWER Input	Ground.

Table 2 - Power and Ground

64 Pin No.	56 Pin No.	Name	Туре	Description
19	15	OSCI	INPUT	Oscillator input.
20	16	OSCO	OUTPUT	Oscillator output.
55	50	REF	INPUT	Current reference – connect via a $12K\Omega$ resistor @ 1% to GND.
53	48	DM	I/O	USB Data Signal Minus.
54	49	DP	I/O	USB Data Signal Plus.
4	4	TEST	INPUT	IC test pin – for normal operation must be connected to GND.
6	6	RESET#	INPUT	Reset input (active low).
47	42	PWRSAV#	INPUT	USB Power Save input. This is an EEPROM configurable option which is set using a 'Suspend on ACBus7 Low' bit in FT_PROG. This option is available when the FT233HP/FT232HP is on a self-powered mode and is used to prevent forcing current down the USB lines when the host or hub is powered off. PWRSAV# = 1 : Normal Operation PWRSAV# = 0 : FT233HP/FT232HP forced into SUSPEND mode. PWRSAV# can be connected to VCC_USB (please see the note for VCC_USB usage in Table2) of the USB



	connector (via a $39K\Omega$ resistor). When this input goes high, then it indicates to the FT233HP/FT232HP that it is connected to a host PC. When the host or
	hub is powered down then the FT233HP/FT232HP is
	held in SUSPEND mode.

Table 3 - Common Function Pins

64 Pin No.	56 Pin No	Name	Туре	Description
1	1	EECS*	I/O	EEPROM – Chip Select. Tri-State during device reset.
2	2	EECLK*	OUTPUT	Clock signal to EEPROM. Tri-State during device reset. When not in reset, this outputs the EEPROM clock.
3	3	EEDATA*	I/O	EEPROM – Data I/O. Connect directly to Data-in of the EEPROM and to Data-out of the EEPROM via a 2.2K resistor. Also, pull Data-Out of the EEPROM to VCC via a 10K resistor for correct operation. Tri-State during device reset.

Table 4 - EEPROM Interface Group

^{*} Note: Pull each of pins via separate 10K resistor to VCCIO if no EEPROM uses.

64 Pin No.	56 Pin No	Name	Туре	Description
58	53	PD1_SVB US	AI	Analog input. Scaled down VBUS sensing input for PD1. VBUS is required to be divided by 10 before input to this pin.
59	54	PD1_VCO NN	Power Input	Power input for PD1 VCONN power source. Connect to 3.3V.
60	55	PD1_CC1	AI/O	Analog IO pin. PD1 CC1 pin
57	52	PD1_CC2	AI/O	Analog IO pin. PD1 CC2 pin
62	N/A	PD2_SVB US	AI	Analog input. Scaled down VBUS sensing input for PD2. VBUS is required to be divided by 10 before input to this pin.
61	N/A	PD2_CC1	AI/O	Analog IO pin. PD2 CC1 pin
63	N/A	PD2_CC2	AI/O	Analog IO pin. PD2 CC2 pin

Table 5 - Type-C/PD Port Pins

64 Pin No.	56 Pin No	Name	Туре	Description
7	7	GPIO0	I/O	GPIO0 or I2C_SDA pin. Default function is GPIO0 input with weak pull-down.
8	8	GPIO1	I/O	GPIO1 or I2C_SCL pin. Default function is GPIO1 input with weak pull-down.
9	9	GPIO2	I/O	GPIO2 or I2C_INT# pin. Default function is GPIO2 input with weak pull-down.
10	10	GPIO3	I/O	GPIO3 pin. Default function is GPIO3 input with weak pull-down.
11	N/A	GPIO4	I/O	GPIO4 pin. Default function is GPIO4 input with weak pull-down.
12	N/A	GPIO5	I/O	GPIO5 pin. Default function is GPIO5 input with weak pull-down.
16	N/A	GPIO6	I/O	GPIO6 pin. Default function is GPIO6 input with weak pull-down.
17	N/A	GPIO7	I/O	GPIO7 pin. Default function is GPIO7 input with weak pull-down.

Table 6 - GPIO Pins

64 Pin No.	56 Pin No	Name	Туре	Description
28	23	ADBUS0	Output	Configurable Output Pin, the default configuration is Transmit Asynchronous Data Output.
29	24	ADBUS1	Input	Configurable Input Pin, the default configuration is Receiving Asynchronous Data Input.
30	25	ADBUS2	Output	Configurable Output Pin, the default configuration is Request to Send Control Output / Handshake Signal.
31	26	ADBUS3	Input	Configurable Input Pin, the default configuration is Clear To Send Control Input / Handshake Signal.





		<u>'' </u>		Document No.: F1_001484 Clearance No.: F1D1#558
32	27	ADBUS4	Output	Configurable Output Pin, the default configuration is Data Terminal Ready Control Output / Handshake Signal.
34	29	ADBUS5	Input	Configurable Input Pin, the default configuration is Data Set Ready Control Input / Handshake Signal.
35	30	ADBUS6	Input	Configurable Input Pin, the default configuration is Data Carrier Detect Control Input.
36	31	ADBUS7	Input	Configurable Input Pin, the default configuration is Ring Indicator Control Input. When remote wake up is enabled in the EEPROM taking RI# low can be used to resume the PC USB host controller from suspend. (Also see note 1, 2, 3 in section 4.12)
37	32	ACBUS0	I/O	Configurable ACBUS I/O Pin. Function of this pin is configured in the device EEPROM. If the external EEPROM is not fitted the default configuration is TriSt-PU. See ACBUS Signal Options, Table 8 - ACBUS Configuration Control
38	33	ACBUS1	I/O	Configurable ACBUS I/O Pin. Function of this pin is configured in the device EEPROM. If the external EEPROM is not fitted the default configuration is TriSt-PU. See ACBUS Signal Options, Table 8 - ACBUS Configuration Control
39	34	ACBUS2	I/O	Configurable ACBUS I/O Pin. Function of this pin is configured in the device EEPROM. If the external EEPROM is not fitted the default configuration is TriSt-PU. See ACBUS Signal Options, Table 8 - ACBUS Configuration Control
40	35	ACBUS3	I/O	Configurable ACBUS I/O Pin. Function of this pin is configured in the device EEPROM. If the external EEPROM is not fitted the default configuration is TriSt-PU. See ACBUS Signal Options, Table 8 - ACBUS Configuration Control
42	37	ACBUS4	I/O	Configurable ACBUS I/O Pin. Function of this pin is configured in the device EEPROM. If the external EEPROM is not fitted the default configuration is TriSt-PU. See ACBUS Signal Options, Table 8 - ACBUS Configuration Control
43	38	ACBUS5	I/O	Configurable ACBUS I/O Pin. Function of this pin is configured in the device EEPROM. If the external EEPROM is not fitted the default configuration is TriSt-PU. See ACBUS Signal Options, Table 8 - ACBUS Configuration Control
44	39	ACBUS6	I/O	Configurable ACBUS I/O Pin. Function of this pin is configured in the device EEPROM. If the external EEPROM is not fitted the default configuration is TriSt-PU. See ACBUS Signal Options, Table 8 - ACBUS Configuration Control
47	42	ACBUS7	I/O	Configurable ACBUS I/O Pin. Function of this pin is configured in the device EEPROM. If the external EEPROM is not fitted the default configuration is TriSt-PD. See ACBUS Signal Options, Table 8 - ACBUS Configuration Control
48	43	ACBUS8	I/O	Configurable ACBUS I/O Pin. Function of this pin is configured in the device EEPROM. If the external EEPROM is not fitted the default configuration is TriSt-PU. See ACBUS Signal Options, Table 8 - ACBUS Configuration Control



FT233HP/FT232HP Datasheet Version 1.0

Document No.: FT_001484 Clearance No.: FTDI#558

49	44	ACBUS9	I/O	Configurable ACBUS I/O Pin. Function of this pin is configured in the device EEPROM. If the external EEPROM is not fitted the default configuration is TriSt-PU. See ACBUS Signal Options, Table 8 - ACBUS Configuration Control

Table 7 - UART Interface and ACBUS Group (see note 1)

Notes:

When used in Input Mode, the input pins are pulled to VCCIO via internal 75k Ω (approx.) resistors. These pins can be programmed to gently pull low during USB suspend (PWREN# = "1") by setting an option in the EEPROM.

3.6 ACBUS Signal Option

If the external EEPROM is fitted, the following options can be configured on the CBUS I/O pins using the software utility <u>FT_PROG</u> which can be downloaded from the <u>FTDI utilities</u> page. CBUS signal options are common to both package versions of the FT233HP/FT232HP.

ACBUS Signal Option	Available On ACBUS Pin	Description
TXDEN	ACBUS0, ACBUS1, ACBUS2, ACBUS3, ACBUS4, ACBUS5, ACBUS6, ACBUS8, ACBUS9	TXDEN = (TTL level). Used with RS485 level converters to enable the line driver during data transmit. TXDEN is active from one bit time before the start bit is transmitted on TXD until the end of the stop bit.
PWREN#	ACBUS0, ACBUS1, ACBUS2, ACBUS3, ACBUS4, ACBUS5, ACBUS6, ACBUS8, ACBUS9	Output is low after the device has been configured by USB, then high during USB suspend mode. This output can be used to control power to external logic P-Channel logic level MOSFET switch. Enable the interface pull-down option when using the PWREN# in this way.
TXLED#	ACBUS0, ACBUS1, ACBUS2, ACBUS3, ACBUS4, ACBUS5, ACBUS6, ACBUS8, ACBUS9	TXLED = Transmit signalling output. Pulses low when transmitting data (TXD) to the external device. This can be connected to an LED.
RXLED#	ACBUS0, ACBUS1, ACBUS2, ACBUS3, ACBUS4, ACBUS5, ACBUS6, ACBUS8, ACBUS9	RXLED = Receive signalling output. Pulses low when receiving data (RXD) from the external device. This can be connected to an LED.
TX&RXLED#	ACBUS0, ACBUS1, ACBUS2, ACBUS3, ACBUS4, ACBUS5, ACBUS6, ACBUS8, ACBUS9	LED drive – pulses low when transmitting or receiving data from or to the external device.
SLEEP#	ACBUSO, ACBUS1, ACBUS2, ACBUS3, ACBUS4, ACBUS5, ACBUS6, ACBUS8, ACBUS9	Goes low during USB suspend mode. Typically used to power down an external TTL to RS232 level converter IC in USB to RS232 converter designs.
**CLK30	ACBUSO, ACBUS5, ACBUS6,ACBUS8, ACBUS9	30MHz Clock output.
**CLK15	ACBUSO, ACBUS5, ACBUS6,ACBUS8, ACBUS9	15MHz Clock output.
**CLK7.5	ACBUSO, ACBUS5, ACBUS6,ACBUS8, ACBUS9	7.5MHz Clock output.
TriSt-PU	ACBUSO, ACBUS1, ACBUS2, ACBUS3, ACBUS4, ACBUS5, ACBUS6, ACBUS8, ACBUS9	Input Pull Up
DRIVE 1	ACBUSO, ACBUS5, ACBUS6,ACBUS8, ACBUS9	Output High
DRIVE 0	ACBUS0, ACBUS1, ACBUS2, ACBUS3, ACBUS4, ACBUS5, ACBUS6, ACBUS8, ACBUS9	Output Low
I/O mode	ACBUS5, ACBUS6,ACBUS8, ACBUS9	ACBUS Bit Bang

Table 8 - ACBUS Configuration Control

3.7 Pin Configurations

The following section describes the function of the pins when the device is configured in different modes of operation.

3.7.1 FT233HP/232HP pins used in an UART interface

The FT233HP/FT232HP can be configured as a UART interface. When configured in this mode, the pins used and the descriptions of the signals are shown in Table 9.

^{*} Must be used with a $10k\Omega$ resistor pull up.

^{**}When in USB suspend mode the outputs clocks are also suspended.

64 Pin No.	56 pin No	Name	Туре	UART Configuration Description
28	23	TXD	OUTPUT	TXD = transmitter output
29	24	RXD	INPUT	RXD = receiver input
30	25	RTS#	OUTPUT	RTS# = Ready To send handshake output
31	26	CTS#	INPUT	CTS# = Clear To Send handshake input
32	27	DTR#	OUTPUT	DTR# = Data Transmit Ready modem signalling line
34	29	DSR#	INPUT	DSR# = Data Set Ready modem signalling line
35	30	DCD#	INPUT	DCD# = Data Carrier Detect modem signalling line
36	31	RI#	INPUT	RI# = Ring Indicator Control Input. When the Remote Wake up option is enabled in the EEPROM, taking RI# low can be used to resume the PC USB Host controller from suspend.
37	32	** TXDEN	OUTPUT	TXDEN = (TTL level). Use to enable RS485 level converter
40	35	** RXLED	OUTPUT	RXLED = Receive signalling output. Pulses low when receiving data (RXD) from the external device (UART Interface). This should be connected to an LED.
42	37	** TXLED	ОИТРИТ	TXLED = Transmit signalling output. Pulses low when transmitting data (TXD) to the external device (UART Interface). This should be connected to an LED.

Table 9 - UART Configured Pin Descriptions

For a functional description of this mode, please refer to section 4.3.

Note: UART is the device default mode.

3.7.2 FT233HP/FT232HP Pins used in an FT245 Synchronous FIFO Interface

The FT233HP/FT232HP can be configured as a FT245 synchronous FIFO interface. When configured in this mode, the pins used and the descriptions of the signals are shown in Table 10. To set this mode the external EEPROM must be set to 245 mode. A software command (FT_SetBitMode) is then sent by the application to the FTDI D2XX driver to tell the chip to enter 245 synchronous FIFO mode. In this mode, data is written or read on the rising edge of the CLKOUT. Refer to Figure 8 for timing details.

64 Pin No.	56 Pin No	Name	Туре	FT245 Configuration Description
28,29,30, 31,32,34, 35,36	23,24,25, 26,27,29, 30,31	ADBUS[7:0]	I/O	D7 to D0 bidirectional FIFO data. This bus is normally input unless OE# is low.
37	32	RXF#	OUTPUT	When high, do not read data from the FIFO. When low, there is data available in the FIFO which can be read by driving RD# low. When in synchronous mode, data is transferred on every clock that RXF# and RD# are both low. Note that the OE# pin must be driven low at least 1 clock period before asserting RD# low.
38	33	TXE#	OUTPUT	When high, do not write data into the FIFO. When low, data can be written into the FIFO by driving WR# low. When in synchronous mode, data is transferred on every clock that TXE# and WR# are both low.
39	34	RD#	INPUT	Enables the current FIFO data byte to be driven onto D0D7 when RD# goes low. The next FIFO data byte (if available) is fetched from the receive

^{**} ACBUS I/O pins



				FIFO buffer each CLKOUT cycle until RD# goes high.
40	35	WR#	INPUT	Enables the data byte on the D0D7 pins to be written into the transmit FIFO buffer when WR# is low. The next FIFO data byte is written to the transmit FIFO buffer each CLKOUT cycle until WR# goes high.
42	37	SIWU#	INPUT	The Send Immediate / WakeUp signal combines two functions on a single pin. If USB is in suspend mode (PWREN# = 1) and remote wakeup is enabled in the EEPROM, strobing this pin low will cause the device to request a resume on the USB Bus. Normally, this can be used to wake up the Host PC. During normal operation (PWREN# = 0), if this pin is strobed low any data in the device RX buffer will be sent out over USB on the next Bulk-IN request from the drivers regardless of the pending packet size. This can be used to optimize USB transfer speed for some applications. Tie this pin to VCCIO if not used.
43	38	CLKOUT	OUTPUT	60 MHz Clock driven from the chip. All signals should be synchronized to this clock.
44	39	OE#	INPUT	Output enable when low to drive data onto D0-7. This should be driven low at least 1 clock period before driving RD# low to allow for data buffer turn-around.

Table 10 - FT245 Synchronous FIFO Configured Pin Descriptions

For functional description of this mode, please refer to section 4.5. Also refer to $\frac{TN 167 FTDI FIFO}{Basics}$.

3.7.3 FT233HP/FT232HP Pins used in an FT245 Style asynchronous FIFO Interface

The FT233HP/FT232HP can be configured as a FT245 style asynchronous FIFO interface. When configured in this mode, the pins used and the descriptions of the signals are shown in Table 11. To enter this mode the external EEPROM must be set to 245 asynchronous FIFO mode. In this mode, data is written or read on the falling edge of the RD# or WR# signals.

64 Pin No.	56 pin No	Name	Туре	FT245 Configuration Description
28,29,30, 31,32,34, 35,36	23,24,25, 26,27,29, 30,31	ADBUS[7:0]	I/O	D7 to D0 bidirectional FIFO data. This bus is normally input unless RD# is low.
37	32	RXF#	OUTPUT	When high, do not read data from the FIFO. When low, there is data available in the FIFO which can be read by driving RD# low. When RD# goes high again RXF# will always go high and only become low again if there is another byte to read. During reset this signal pin is tristate, but pulled up to VCCIO via an internal $200k\Omega$ resistor.
38	33	TXE#	OUTPUT	When high, do not write data into the FIFO. When low, data can be written into the FIFO by strobing WR# high, then low. During reset this signal pin is tristate, but pulled up to VCCIO via an internal $200k\Omega$ resistor.
39	34	RD#	INPUT	Enables the current FIFO data byte to be driven onto D0D7 when RD# goes low. Fetches the next FIFO data byte (if available) from the receive FIFO buffer when RD# goes high.
40	35	WR#	INPUT	Writes the data byte on the D0D7 pins into the transmit FIFO buffer when WR# goes from high to

				low.
42	37	SIWU#	INPUT	The Send Immediate / WakeUp signal combines two functions on a single pin. If USB is in suspend mode (PWREN# = 1) and remote wakeup is enabled in the EEPROM, strobing this pin low will cause the device to request a resume on the USB Bus. Normally, this can be used to wake up the Host PC. During normal operation (PWREN# = 0), if this pin is strobed low any data in the device RX buffer will be sent out over USB on the next Bulk-IN request from the drivers regardless of the pending packet size. This can be used to optimize USB transfer speed for some applications. Tie this pin to VCCIO if not used.

Table 11 - FT245 Style Asynchronous FIFO Configured Pin Descriptions

For a functional description of this mode, please refer to section 4.6. Also refer to $\underline{\text{TN 167 FTDI FIFO}}$ Basics.

3.7.4 FT233HP/232HP Configured as Synchronous/ Asynchronous Bit-Bang Interface

Bit-bang mode is an FTDI FT233HP/FT232HP device mode that changes the 8 IO lines into an 8 bit bidirectional data bus. This mode is enabled by sending a software command (FT_SetBitMode) to the FTDI driver. When configured in any bit-bang mode, the pins used and the descriptions of the signals are shown in Table 12.

64 Pin No.	56 Pin No	Name	Туре	Configuration Description
28,29,30, 31,32,34, 35,36		ADBUS[7:0]	I/O	D7 to D0 bidirectional Bit-Bang parallel I/O data pins
38	33	WRSTB#	OUTPUT	Write strobe, active low output indicates when new data has been written to the I/O pins from the Host PC (via the USB interface).
39	34	RDSTB#	OUTPUT	Read strobe, this output rising edge indicates when data has been read from the parallel I/O pins and sent to the Host PC (via the USB interface).
42	37	SIWU#	INPUT	The Send Immediate / WakeUp signal combines two functions on a single pin. If USB is in suspend mode (PWREN# = 1) and remote wakeup is enabled in the EEPROM, strobing this pin low will cause the device to request a resume on the USB Bus. Normally, this can be used to wake up the Host PC. During normal operation (PWREN# = 0), if this pin is strobed low any data in the device RX buffer will be sent out over USB on the next Bulk-IN request from the drivers regardless of the pending packet size. This can be used to optimize USB transfer speed for some applications. Tie this pin to VCCIO if not used.

Table 12 - Synchronous or Asynchronous Bit-Bang Configured Pin Descriptions

For functional description of this mode, please refer to section 4.7.

3.7.5 FT233HP/FT232HP Pins used in an MPSSE

The FT233HP/FT232HP has a Multi-Protocol Synchronous Serial Engine (MPSSE). This mode is enabled by sending a software command (FT_SetBitMode) to the FTDI D2xx driver. The MPSSE can be configured to a number of industry standard serial interface protocols such as JTAG, I²C (MASTER) or SPI (MASTER), or it can be used to implement a proprietary bus protocol. For example, it is possible to connect FT233HP/FT232HP's to an SRAM configurable FPGA such as supplied by Altera or Xilinx. The FPGA device would normally not be configured (i.e. have no defined function) at power-up. Application software on the



PC could use the MPSSE (and D2XX driver) to download configuration data to the FPGA over USB. This data would define the hardware function on power up. The MPSSE can be used to control a number of GPIO pins. When configured in this mode, the pins used and the descriptions of the signals are shown in Table 13.

64 Pin No.	56 Pin No	Name	Туре	MPSSE Configuration Description
28	23	TCK/SK	OUTPUT	Clock Signal Output. For example: JTAG – TCK, Test interface clock SPI (MASTER) – SK, Serial Clock I ² C – SCK, Serial Clock Line
29	24	TDI/DO	OUTPUT	Serial Data Output. For example: JTAG – TDI, Test Data Input SPI (MASTER) – DO I ² C – SDA, Serial Data Line*
30	25	TDO/DI	INPUT	Serial Data Input. For example: JTAG – TDO, Test Data output SPI (MASTER) – DI, Serial Data Input I ² C – SDA, Serial Data Line*
31	26	TMS/CS	OUTPUT	Output Signal Select. For example: JTAG – TMS, Test Mode Select SPI (MASTER) – CS, Serial Chip Select
32	27	GPIOL0	I/O	General Purpose input/output
34	29	GPIOL1	I/O	General Purpose input/output
35	30	GPIOL2	I/O	General Purpose input/output
36	31	GPIOL3	I/O	General Purpose input/output
37	32	GPIOH0	I/O	General Purpose input/output
38	33	GPIOH1	I/O	General Purpose input/output
39	34	GPIOH2	I/O	General Purpose input/output
40	35	GPIOH3	I/O	General Purpose input/output
42	37	GPIOH4	I/O	General Purpose input/output
43	38	GPIOH5	I/O	General Purpose input/output
44	39	GPIOH6	I/O	General Purpose input/output
47	42	GPIOH7	I/O	General Purpose input/output

Table 13 - MPSSE Configured Pin Descriptions

For functional description of this mode, please refer to section 4.8.

3.7.6 FT233HP/FT232HP Pins used as a Fast Serial Interface

The FT233HP/FT232HP can be configured for use with high-speed bi-directional isolated serial data. A proprietary FTDI protocol designed to allow galvanic isolated devices to communicate synchronously with the FT233HP/FT232HP using just 4 signal wires (over two dual opto-isolators), and two power lines. The peripheral circuitry controls the data transfer rate in both directions, whilst maintaining full data integrity. 12 Mbps (USB full speed) data rates can be achieved when using the proper high speed opto-isolators (see App Note AN-131). When configured in this mode, the pins used and the descriptions of the signals are shown in Table 14.

64 Pin No.	56 Pin No	Name	Туре	Fast Serial Interface Configuration Description
28	23	FSDI	INPUT	Fast serial data input.
29	24	FSCLK	INPUT	Fast serial clock input. Clock input to FT233H chip to clock data in or out.
30	25	FSDO	OUTPUT	Fast serial data output.

^{*}: The DI and DO pins need connected together in order to create the full SDA signal for I^2C . The DO pin requires configuration as an input except when transmitting in order to avoid driver contention during a slave transmission.



31	26	FSCTS	OUTPUT	Fast serial Clear To Send signal output. Driven low to indicate that the chip is ready to send data
42	37	SIWU#	INPUT	The Send Immediate / WakeUp signal combines two functions on a single pin. If USB is in suspend mode (PWREN# = 1) and remote wakeup is enabled in the EEPROM, strobing this pin low will cause the device to request a resume on the USB Bus. Normally, this can be used to wake up the Host PC. During normal operation (PWREN# = 0), if this pin is strobed low any data in the device RX buffer will be sent out over USB on the next Bulk-IN request from the drivers regardless of the pending packet size. This can be used to optimize USB transfer speed for some applications. Tie this pin to VCCIO if not used.

Table 14 - Fast Serial Interface Configured Pin Descriptions

For a functional description of this mode, please refer to section 4.

3.7.7 FT233HP/FT232HP Pins Configured as a CPU-style FIFO Interface

The FT233HP/FT232HP can be configured in a CPU-style FIFO interface mode which allows a CPU to interface to USB via the FT233HP/FT232HP. This mode is enabled in the external EEPROM. When configured in this mode, the pins used and the descriptions of the signals are shown in Table 15.

64 Pin No.	56 Pin No	Name	Туре	Fast Serial Interface Configuration Description
28,29,30, 31,32,34, 35,36	23,24,25, 26,27,29, 30,31	ADBUS[7:0]	I/O	D7 to D0 bidirectional data bus
37	32	CS#	INPUT	Active low chip select input
38	33	Α0	INPUT	Address bit A0
39	34	RD#	INPUT	Active Low FIFO Read input
40	35	WR#	INPUT	Active Low FIFO Write input
42	37	SIWU#	INPUT	Tie this pin to VCCIO if not used – otherwise, for normal operation The Send Immediate / WakeUp signal combines two functions on a single pin. If USB is in suspend mode (PWREN# = 1) and remote wakeup is enabled in the EEPROM, strobing this pin low will cause the device to request a resume on the USB Bus. Normally, this can be used to wake up the Host PC. During normal operation (PWREN# = 0), if this pin is strobed low any data in the device RX buffer will be sent out over USB on the next Bulk-IN request from the drivers regardless of the pending packet size. This can be used to optimize USB transfer speed for some applications.

Table 15 - CPU-style FIFO Interface Configured Pin Descriptions

For a functional description of this mode, please refer to section 4.10.



3.7.8 FT233HP/FT232HP Pins Configured as a FT1248 Interface

The FT233HP/FT232HP can be configured as a proprietary FT1248 interface. This mode is enabled in the external EEPROM. When configured in this mode, the pins used and the descriptions of the signals are shown in Table 16.

64 Pin No.	56 Pin No	Name	Туре	UART Configuration Description
28	23	MIOSIO0	INPUT /OUTPU T	Bi-directional synchronous command and data bus, bit 0 used to transmit and receive data from/to the master
29	24	MIOSIO1	INPUT /OUTPU T	Bi-directional synchronous command and data bus, bit 1 used to transmit and receive data from/to the master
30	25	MIOSIO2	INPUT /OUTPU T	Bi-directional synchronous command and data bus, bit 2 used to transmit and receive data from/to the master
31	26	MIOSIO3	INPUT /OUTPU T	Bi-directional synchronous command and data bus, bit 3 used to transmit and receive data from/to the master
32	27	MIOSIO4	INPUT /OUTPU T	Bi-directional synchronous command and data bus, bit 4 used to transmit and receive data from/to the master
34	29	MIOSIO5	INPUT /OUTPU T	Bi-directional synchronous command and data bus, bit 5 used to transmit and receive data from/to the master
35	30	MIOSIO6	INPUT /OUTPU T	Bi-directional synchronous command and data bus, bit 6 used to transmit and receive data from/to the master
36	31	MIOSIO7	INPUT /OUTPU T	Bi-directional synchronous command and data bus, bit 7 used to transmit and receive data from/to the master
37	32	SCLK	INPUT	Serial clock used to drive the slave device data
38	33	SS_n	INPUT	Active low slave select 0 from master to slave
39	34	MISO	OUTPUT	Slave output used to transmit the status of the transmit and receive buffers are empty and full respectively

Table 16 - FT1248 Configured Pin Descriptions

For functional description of this mode, please refer to section 4.6.



4 Function Description

The FT233HP/FT232HP is a USB 2.0 Hi-Speed (480Mb/s) to UART/FIFO IC with USB Type-C/PD ports. It can be configured in a variety of industry standard serial or parallel interfaces, such as UART, FIFO, JTAG, SPI (MASTER) or I^2C (MASTER) modes. In addition to these, the FT233HP/FT232HP introduces the FT1248 interface and supports a CPU-Style FIFO mode, bit-bang and a fast serial interface mode.

The FT233HP has two Type-C/PD ports, with PD1 port supporting both power sink and source roles, and PD2 port (FT233HPQ and FT233HPL only) working as a power sink port. Both PD ports support 5V3A, 9V3A, 12V3A, 15V3A and 20V3A PDO profiles, and these profiles are configurable through the external EEPROM at power-up or reset. PD1 port shares the same Type-C connector with USB data, and the PD2 port is a power port only without USB data.

4.1 Key Features

USB Type-C/PD Controller. The FT233HP/FT232HP supports USB Type-C specification version 1.3. The FT233HP/FT232HP integrates a USB PD 3.0 controller. USB PD port 1 is USB PD3.0 with the USB 2.0 function. The first USB PD power is initial power sink when local power source is presented, it can become power source via PD negotiation. The FT233HP has a second USB PD sink only port to connect to a PD power source. The FT233HP/FT232HP USB PD 3.0 function is backward compatible to the USB PD 2.0 standard.

USB Hi-Speed to UART/FIFO Interface. The FT233HP/FT232HP provides USB 2.0 Hi-Speed (480Mbits/s) to flexible and configurable UART/FIFO Interfaces.

Functional Integration. The FT233HP/FT232HP integrates a USB protocol engine which controls the physical Universal Transceiver Macrocell Interface (UTMI) and handles all aspects of the USB 2.0 Hi-Speed interface. The FT233HP/FT232HP includes an integrated +1.2V Low Drop-Out (LDO) regulator. It also includes 1Kbytes Tx and Rx data buffers. The FT233HP/FT232HP integrates the entire USB protocol on chip with no firmware required.

MPSSE. Multi- Protocol Synchronous Serial Engines (MPSSE), capable of speeds up to 30 Mbits/s, provides flexible synchronous interface configurations.

FT1248 interface. The FT233HP/FT232HP supports a new proprietary half-duplex FT1248 interface with a variable bi-directional data bus interface that can be configured as 1, 2, 4, or 8-bits wide and this enables the flexibility to expand the size of the data bus to 8 pins. For details regarding 2-bit, 4-bit and 8-bit modes, please refer to application note AN 167 FT1248 Serial Parallel Interface Basics.

Data Transfer rate. The FT233HP/FT232HP supports a data transfer rate up to 12 Mbaud when configured as an RS232/RS422/RS485 UART interface up to 40 Mbytes/second over a synchronous 245 parallel FIFO interface or up to 8 Mbyte/Sec over an asynchronous 245 FIFO interface. Please note the FT233HP/FT232HP does not support the baud rates of 7 Mbaud 9 Mbaud, 10 Mbaud and 11 Mbaud.

Latency Timer. A feature of the driver used as a timeout to transmit short packets of data back to the PC. The default is 16ms, but it can be altered between 1ms and 255ms.

Bus (ACBUS) functionality, signal inversion and drive strength selection. There are 11 configurable ACBUS I/O pins. These configurable options are:

- 1. **TXDEN** transmit enable for RS485 designs.
- 2. **PWREN#** Power control for high power, bus powered designs.
- 3. **TXLED#** for pulsing an LED upon transmission of data.
- 4. **RXLED#** for pulsing an LED upon receiving data.
- 5. TX&RXLED# which will pulse an LED upon transmission OR reception of data.
- 6. **SLEEP#** indicates that the device going into USB suspend mode.
- 7. **CLK30 / CLK15 / CLK7.5 –** 30MHz, 15MHz and 7.5MHz clock output signal options.
- 8. TriSt-PU Input pulled up, not used
- 9. **DRIVE 1** Output driving high
- 10. **DRIVE 0** Output driving low
- 11. I/O mode ACBUS Bit Bang



The ACBUS pins can also be individually configured as GPIO pins, similar to asynchronous bit bang mode. It is possible to use this mode while the UART interface is being used, thus providing up to 4 general purpose I/O pins (ACBUS 5, 6, 8 and 9) which are available during normal operation. The ACBUS lines can be configured with any one of these input/output options by setting bits in the external EEPROM.

4.2 Functional Block Descriptions

Type-C/PD PHY and Controller. The FT233HP (FT233HPQ and FT233HPL only) has two Type-C/PD ports. Each port has Type-C/PD required Physical Layer (PHY) and controllers. PD1 port has built-in VCONN switches supporting up to 100mW VCONN power.

PD Policy Engine. The PD policy engine is a 32bit RISC processor with 8kB data RAM and 48kB ROM. It manages both PD port 1 and port 2. Default PD configurations are stored in the ROM code. PD1 port can act as power sink or source role, supporting both normal power role swap. PD2 port (FT233HPQ and FT233HPL only) acts as power sink, which can be connected to a PD charger. By using an external EEPROM, it is possible to change the PD configuration based on specific use cases, such as port 1 sink, port 1 sink/source or PD charge through from port 2 to port 1. PDO voltage/current profiles can also be customised using EEPROM.

I2C Slave Interface. The application can also choose to control the PD policy by external MCU through I2C interface. In this case the built-in PD policy engine is halted. The external MCU has full control to the two PD controller registers (FT233HPQ and FT233HPL only) through I2C access. An interrupt signal is also provided, so that an interrupt to an external MCU could be asserted when a PD event occurs.

GPIO block. The GPIO block provides up to 8 GPIO pins which can be used as power switch controls based on the PD policy and profiles.

Multi-Purpose UART/FIFO Controllers. The FT233HP/FT232HP has one independent UART/FIFO Controller. This controls the UART data, 245 FIFO data, Fast Serial (opto isolation) or Bit-Bang mode which can be selected by SETUP (FT_SetBitMode) command. Each Multi-Purpose UART/FIFO Controller also contains an MPSSE (Multi-Protocol Synchronous Serial Engine). Using this MPSSE, the Multi-Purpose UART/FIFO Controller can be configured under software command, to have one of the MPSSE (SPI (MASTER), I²C, and JTAG).

USB Protocol Engine and FIFO control. The USB Protocol Engine controls and manages the interface between the UTMI PHY and the FIFOs of the chip. It also handles power management and the USB protocol specification.

Port FIFO TX Buffer (1Kbytes). Data from the Host PC is stored in these buffers to be used by the Multi-purpose UART/FIFO controllers. This is controlled by the USB Protocol Engine and FIFO control block.

Port FIFO RX Buffer (1Kbytes). Data from the Multi-purpose UART/FIFO controllers is stored in these blocks to be sent back to the Host PC when requested. This is controlled by the USB Protocol Engine and FIFO control block.

RESET Generator – The integrated Reset Generator Cell provides a reliable power-on reset to the device internal circuitry at power up. The RESET# input (with min pulse width 1.5 ms) pin allows an external device to reset the FT233HP/FT232HP. RESET# should be tied to VCCIO (+3.3V) if not being used.

Baud Rate Generators – The Baud Rate Generators provides an x16 or an x10 clock input to the UART's from a 120MHz reference clock and consists of a 14 bit pre-scaler and 4 register bits which provide fine tuning of the baud rate (used to divide by a number plus a fraction). This determines the Baud Rate of the UART which is programmable from 183 baud to 12 Mbaud. See FTDI application note <u>AN 120 Aliasing VCP Baud Rates</u> for more details.

EEPROM Interface. EEPROM is optional. When used without an external EEPROM the FT233HP/FT232HP defaults to a USB to an asynchronous serial port device with default profiles on 2 Type-C/PD ports. Adding an external 93LC66 EEPROM allows customization of USB VID, PID, Serial Number, Product Description Strings and Power Descriptor value of the FT233HP/FT232HP for OEM applications, as well as PD port configurations and power profiles. Other parameters controlled by the EEPROM include Remote Wake Up, Soft Pull Down on Power-Off and I/O pin drive strength.

The EEPROM must have a 16 bit wide configuration such as a Microchip 93LC66B or equivalent capable of a 1Mbit/s clock rate at VCC = 3.0V to 3.6V. The EEPROM is programmable in-circuit over USB using a utility program called <u>FT_PROG</u> available from FTDI's web site – https://www.ftdichip.com/. This allows a blank part to be soldered onto the PCB and programmed as part of the manufacturing and test process. If no EEPROM is connected (or the EEPROM is blank), the FT233HP/FT232HP will default to serial ports. The device uses its built-in default VID (0403), PID (6044), Product Description and Power Descriptor Value. In this case, the device will not have a serial number as part of the USB descriptor.

LDO Regulator. The $\pm 1.2V$ LDO regulator generates the ± 1.2 volts for the core and the USB transceiver cell. Its input (VREGIN) must be connected to a $\pm 3.3V$ external power source. It is also recommended to add an external filtering capacitor to the VREGIN. There is no direct connection from the $\pm 1.2V$ output (VREGOUT) and the internal functions of the FT233HP/FT232HP. The PCB must be routed to connect VREGOUT to the pins that require the $\pm 1.2V$ including VREGIN.

UTMI PHY. The Universal Transceiver Macrocell Interface (UTMI) physical interface cell. This block handles the Full speed / Hi-Speed SERDES (serialise – deserialise) function for the USB TX/RX data. It also provides the clocks for the rest of the chip. A 12 MHz crystal with ±30ppm must be connected to the OSCI and OSCO pins or 12 MHz Oscillator must be connected to the OSCI, and the OSCO is left unconnected. A 12K Ohm resistor should be connected between REF and GND on the PCB.

The UTMI PHY functions include:

- Supports 480 Mbit/s "Hi-Speed" (HS)/ 12 Mbit/s "Full Speed" (FS).
- SYNC/EOP generation and checking
- Data and clock recovery from serial stream on the USB.
- Bit-stuffing/unstuffing; bit stuff error detection.
- Manages USB Resume, Wake Up and Suspend functions.
- Single parallel data clock output with on-chip PLL to generate higher speed serial data clocks.

4.3 FT233HP/FT232HP UART Interface Mode Description

The FT233HP/FT232HP can be configured as a UART with external line drivers, similar to operation with the FTDI FT232R devices. The following examples illustrate how to configure the FT233HP/FT232HP with an RS232, RS422 or RS485 interface.

4.3.1 RS232 Configuration

Figure 5 illustrates how the FT233HP/FT232HP can be configured with an RS232 UART interface.




Figure 5 - RS232 Configuration



4.3.2 RS422 Configuration

Figure 6 illustrates how the FT233HP/FT232HP can be configured as a RS422 interface.




Figure 6 - RS422 Configuration

In this case the FT233HP/FT232HP is configured as UART operating at TTL levels and a level converter device (full duplex RS485 transceiver) is used to convert the TTL level signals from the FT233HP/FT232HP to RS422 levels. The PWREN# signal is used to power down the level shifters such that they operate in a low quiescent current when the USB interface is in suspend mode.

4.3.3 RS485 Configuration

Figure 7 illustrates how the FT233HP/FT232HP can be configured as a RS485 interface.




Figure 7 - RS485 Configuration

In this case the FT233HP/FT232HP is configured as a UART operating at TTL levels and a level converter device (half duplex RS485 transceiver) is used to convert the TTL level signals from the FT233HP/FT232HP to RS485 levels. With RS485, the transmitter is only enabled when a character is being transmitted from the UART. The TXDEN pin on the FT233HP/FT232HP is provided for exactly that purpose, and so the transmitter enables are wired to the TXDEN. RS485 is a multi-drop network – i.e.

many devices can communicate with each other over a single two wire cable connection. The RS485 cable requires to be terminated at each end of the cable. Links are provided to allow the cable to be terminated if the device is physically positioned at either end of the cable.

4.4 FT245 Synchronous FIFO Interface Mode Description

When FT233HP/FT232HP is configured in an FT245 Synchronous FIFO interface mode the IO timing of the signals used are shown in Figure 8 which shows details for read and write accesses. The timings are shown in Figure 8. Note that only a read or a write cycle can be performed at any one time. Data is read or written on the rising edge of the CLKOUT clock.




Figure 8 - FT245 Synchronous FIFO Interface Signal Waveforms

Name	Min	Nom	Max	Units	Comments
t1		16.67		ns	CLKOUT period
t2	7.5	8.33	9.17	ns	CLKOUT high period
t3	7.5	8.33	9.17	ns	CLKOUT low period
t4	0		9	ns	CLKOUT to RXF#
t5	0		9	ns	CLKOUT to read DATA valid
t6	0		9	ns	OE# to read DATA valid
t7	7.5		16.67	ns	OE# setup time
t8	0			ns	OE# hold time
t9	7.5		16.67	ns	RD# setup time to CLKOUT (RD# low after OE# low)
t10	0			ns	RD# hold time
t11	0		9	ns	CLKOUT TO TXE#
t12	7.5		16.67	ns	Write DATA setup time
t13	0			ns	Write DATA hold time
t14	7.5		16.67	ns	WR# setup time to CLKOUT (WR# low after TXE# low)
t15	0				WR# hold time

Table 17 - FT245 Synchronous FIFO Interface Signal Timings

This mode uses a synchronous interface to get high data transfer speeds. The chip drives a 60 MHz CLKOUT clock for the external system to use.

Note that Asynchronous FIFO mode must be selected in the EEPROM before selecting the Synchronous FIFO mode in software.

4.4.1 FT245 Synchronous FIFO Read Operation

A read operation is started when the chip drives RXF# low. The external system can then drive OE# low to turn the data bus drivers around before acknowledging the data with the RD# signal going low. The first data byte is on the bus after OE# is low. The external system can burst the data out of the chip by keeping RD# low or it can insert wait states in the RD# signal. If there is more data to be read it will change on the clock following RD# sampled low. Once all the data has been consumed, the chip will drive RXF# high. Any data that appears on the data bus, after RXF# is high, is invalid and should be ignored.

4.4.2 FT245 Synchronous FIFO Write Operation

A write operation can be started when TXE# is low. WR# is brought low when the data is valid. A burst operation can be done on every clock providing TXE# is still low. The external system must monitor TXE# and its own WR# to check that data has been accepted. Both TXE# and WR# must be low for each byte of data to be accepted.

4.5 FT245 Style Asynchronous FIFO Interface Mode Description

The FT233HP/FT232HP can be configured as an asynchronous FIFO interface. This mode is similar to the synchronous FIFO interface with the exception that the data is written to or read from the FIFO on the falling edge of the WR# or RD# signals.

This mode does not provide a CLKOUT signal and it does not expect an OE# input signal. The following diagrams illustrate the asynchronous FIFO mode timing.




Figure 9 - FT245 Asynchronous FIFO Interface READ Signal Waveforms




Figure 10 - FT245 Asynchronous FIFO Interface WRITE Signal Waveforms

Time	Description	Min	Max	Units
T1	RD# inactive to RXF#	1	14	Ns
T2	RXF# inactive after RD# cycle	49		Ns
Т3	RD# to DATA	1	14	Ns
T4	RD# active pulse width	30		Ns
T5	RD# active after RXF#	0		Ns
Т6	WR# active to TXE# inactive	1	14	Ns
T7	TXE# active to TXE# after WR# cycle	49		Ns
Т8	DATA to WR# active setup time	5		Ns
Т9	DATA hold time after WR# inactive	5		Ns
T10	WR# active pulse width	30		Ns
T11	WR# active after TXE#	0		Ns

Table 18 - Asynchronous FIFO Timings (based on standard drive level outputs)

4.6 FT1248 Interface Mode Description

The FT233HP/FT232HP supports a half-duplex FT1248 Interface that provides a flexible data communication and high performance interface between the FT233HP/FT232HP as a FT1248 slave and an external FT1248 master. The FT1248 protocol is a dynamic bi-directional data bus interface that can be configured as 1, 2, 4, or 8-bits wide.




Figure 11 - FT1248 Bus with Single Master and Slave.

In the FT1248 there are 3 distinct phases:

While SS_n is inactive, the FT1248 reflects the status of the write buffer and read buffers on the MIOSIO[0] and MISO wires respectively. Additionally, the FT1248 slave block supports multiple slave devices where a master can communicate with multiple FT1248 slave devices. When the slave is sharing buses with other FT1248 slave devices, the write and read buffer status cannot be reflected on the MIOSIO[0] and MISO wires during SS_n inactivity as this would cause bus contention. Therefore, it is possible for the user to select whether they wish to have the buffer status switched on or off during inactivity. When SS_n is active a command/bus size phase occurs first. Following the command phase is the data phase, for each data byte transferred the FT1248 slave drives an ACK/NAK status onto the MISO wire. The master can send multiple data bytes so long as SS_n is active, if a unsuccessful data transfer occurs, i.e. a NAK happens on the MISO wire then the master should immediately abort the transfer by de-asserting SS n.




Figure 12 - FT1248 Basic Waveform Protocol

Section 4.6.2 illustrates the FT1248 write and read protocol operating in 1-bit mode. For details regarding 2-bit, 4-bit and 8-bit modes, please refer to application note AN 167 FT1248 Parallel Serial Interface Basics.

4.6.1 Bus Width Protocol Decode

In order for the FT1248 master to determine the bus width within the command phase the bus width is encoded along with the actual commands on the first active clock edge when SS_n is active and has a data width of 8-bits.

If any of the MIOSIO [7:4] signals are low then the data transfer width equals 8-bits.

If any of the MIOSIO [3:2] signals are low then the data transfer width equals 4-bits.

If MIOSIO [1] signal is low then the data transfer width equals 2-bits.

Else the bus width is defaulted to 1-bit.

Please note that if both of the MIOSIO bit signals are low then the data transfer width is equal to the width of high priority MIOSIO bit signal. For example if both of the MIOSIO [7:3] signals are low then the data transfer width equals 8-bits or if both of the MIOSIO [3:1] signals are low then the data transfer width equals 4-bits.

In order to successfully decode the bus width, all MIOSIO signals must have pull up resistors. By default, all MIOSIO signals shall be seen by the FT233HP/FT232HP in FT1248 mode as logic `1'. This means that when a FT1248 master does not wish to use certain MIOSIO signals the slave (FT233HP/FT232HP) is still capable of determining the requested bus width since any unused MIOSIO signals shall be pull up in the slave.

The remaining bits used during the command phase are used to contain the command itself which means that it is possible to define up to 16 unique commands.



	LSB							MSB
	CMD[3]	BWID 2-bit	BWID 4-bit	CMD[2]	BWID 8-bit	CMD[1]	CMD[0]	х
	0	1	2	3	4	5	6	7
1-bit Bus Width	CMD[3]	Х	Х	CMD[2]	Х	CMD[1]	CMD[0]	Х
	0	1	2	3	4	5	6	7
2-bit Bus Width	CMD[3]	0	Х	CMD[2]	Х	CMD[1]	CMD[0]	Х
	0	1	2	3	4	5	6	7
4-bit Bus Width	CMD[3]	Х	0	CMD[2]	Х	CMD[1]	CMD[0]	Х
	0	1	2	3	4	5	6	7
8-bit Bus Width	CMD[3]	Х	Х	CMD[2]	0	CMD[1]	CMD[0]	Х
	0	1	2	3	4	5	6	7

Figure 13 - FT1248 Command Structure

For more details about FT1248 Interface, please refer to application note <u>AN 167 FT1248 Parallel Serial Interface Basics</u>.

4.6.2 FT1248: 1-bit interface

The FT1248 Interface transfers data over different bus widths (1-bit, 2-bit, 4-bit and 8-bit). Figure 14 and Figure 15 illustrates the waveform detailing the FT1248 write and read protocol operating in 1-bit mode with flow control. Please refer to the application notes AN 167 FT1248 Parallel Serial Interface Basics for more details regarding 1-bit without flow control, 2-bit, 4-bit and 8-bit modes.




Figure 14 - FT1248 1-bit Mode Protocol (WRITE)






Figure 15 - FT1248 1-bit Mode Protocol (READ)

When SS_n is inactive the write buffer and read buffer status is reflected on the MIOSIO[0] and MISO signals respectively. When the master wishes to initiate a data transfer, SS_n becomes active. As soon as SS_n becomes active the SPI slave immediately stops driving the MIOSIO[0] signal and SPI master is not allowed to begin driving the MIOSIO[0] signal until the first clock edge, this ensures that bus contention is avoided.

On the first clock edge the command is shifted out for 7 clocks, on the 8th clock cycle a bus turnaround is required. The bus turnaround is required as the slave may be required to drive the MIOSIO[0] bus with read data. The data phase occurs in response to the command and so long as SS_n remains active. The data phase in 1-bit mode requires 8 clock cycles where the MIOSIO[0] signal transfers the requested write or read data. The MISO signal indicates to the master the success of the transfer with an ACK or NAK.

The status is reflected through the whole of the data phase and is valid from the first clock edge. If the master is writing data to the slave, then on the last clock edge before it de-asserts SS_n must tristate the MIOSIO[0] signal to enable the bus to be "turned" around as when SS_n becomes inactive the FT1248 slave shall begin to drive the write buffer status onto the MIOSIO[0] signal. When the SPI slave is driving the MIOSIO[0] (the master is reading data) no bus turnaround is required as when SS_n becomes inactive it is required to drive the write buffer status to the FT1248 master.

4.7 Synchronous and Asynchronous Bit-Bang Interface Mode

The FT233HP/FT232HP can be configured as a bit-bang interface. There are two types of bit-bang modes: synchronous and asynchronous.

See application note <u>AN2232-02 Bit Mode Functions for the FT232</u> for more details and examples of using both Synchronous and Asynchronous bit-bang modes.

4.7.1 Asynchronous Bit-Bang Mode

Asynchronous Bit-Bang mode is the same as BM-style Bit-Bang mode, except that the internal RD# and WR# strobes (RDSTB# and WRSTB#) are now brought out of the device to allow external logic to be clocked by accesses to the bit-bang IO bus.



Any data written to the device in the normal manner will be self-clocked onto the data pins (those which have been configured as outputs). Each pin can be independently set as an input or an output. The rate that the data is clocked out at is controlled by the baud rate generator.

New data must be written, and the baud rate clock should tick to change the data. If no new data is written to the chip, the pins configured for output will hold the last value written.

Asynchronous Bit-Bang mode is enabled using the FT_SetBitMode D2xx driver command with a hex value of 0x01.

4.7.2 Synchronous Bit-Bang Mode

The synchronous Bit-Bang mode will only update the output parallel port pins whenever data is sent from the USB interface to the parallel interface. When this is done, the WRSTB# will activate to indicate that the data has been read from the USB Rx FIFO buffer and written out on the pins. Data can only be received from the parallel pins (to the USB Tx FIFO interface) after the parallel interface has been written to.

With Synchronous Bit-Bang mode data will only be sent out by the FT233HP/FT232HP if there is space in the FT233HP/FT232HP USB TXFIFO for data to be read from the parallel interface pins. This Synchronous Bit-Bang mode will read the data bus parallel I/O pins first, before it transmits data from the USB RxFIFO. It is therefore 1 byte behind the output, and so to read the inputs for the byte that you have just sent, another byte must be sent.

For example:
(1)Pins start at 0xFF
Send 0x55, 0xAA
Pins go to 0x55 and then to 0xAA
Data read = 0xFF,0x55
(2) Pins start at 0xFF
Send 0x55, 0xAA, 0xAA
(repeat the last byte sent)
Pins go to 0x55 and then to 0xAA
Data read = 0xFF, 0x55, 0xAA

Synchronous Bit-Bang Mode differs from Asynchronous Bit-Bang mode in that the device parallel output is only read when the parallel output is written to by the USB interface. This makes it easier for the controlling program to measure the response to a USB output stimulus as the data returned to the USB interface is synchronous to the output data.

Synchronous Bit-Bang mode is enabled using Set Bit Bang Mode driver command with a hex value of 0x04.

An example of the synchronous bit-bang mode timing is shown in Figure 16.




Figure 16 - Synchronous Bit-Bang Mode Timing Interface Example

WRSTB# = this output indicates when new data has been written to the I/O pins from the Host PC (via the USB interface).

Name	Description
t1	Current pin state is read
t2	RDSTB# is set inactive and data on the parallel I/O pins is read and sent to the USB host.
Т3	RDSTB# is set active again, and any pins that are output will change to their new data
t4	1 clock cycle to allow for data setup
t5	WRSTB# goes active. This indicates that the host PC has written new data to the I/O parallel data pins
t6	WRSTB# goes inactive

Table 19 - Synchronous Bit-Bang Mode Timing Interface Example Timings

RDSTB# = this output rising edge indicates when data has been read from the I/O pins and sent to the Host PC (via the USB interface).

The WRSTB# goes active in t5. The WRSTB# goes active when data is read from the USB RXFIFO (i.e. sent from the PC). The RDSTB# goes inactive when data is sampled from the pins and written to the USB TXFIFO (i.e. sent to the PC). The SETUP command to the FT233HP/FT232HP is used to setup the bitmode. This command also contains a byte wide data mask to set the direction of each bit. The direction on each pin doesn't change unless a new SETUP command is used to modify the direction.

The WRSTB# and RDSTB# strobes are only a guide to what may be happening depending on the direction of the bus. For example if all pins are configured as inputs, it is still necessary to write to these pins in order to get the FT233HP/FT232HP to read those pins even though the data written will never appear on the pins.

Signals and data-flow are illustrated in Figure 17.




Figure 17 - Bit-bang Mode Dataflow Illustration Diagram

4.8 MPSSE Interface Mode Description

MPSSE Mode is designed to allow the FT233HP/FT232HP to interface efficiently with synchronous serial protocols such as JTAG, I^2C (MASTER) and SPI (MASTER) Bus. It can also be used to program SRAM based FPGA's over USB. The MPSSE interface is designed to be flexible so that it can be configured to allow any synchronous serial protocol (industry standard or proprietary) to be implemented using the FT233HP/FT232HP.

MPSSE is fully configurable, and is programmed by sending commands down the data stream. These can be sent individually or more efficiently in packets. MPSSE is capable of a maximum sustained data rate of 30 Mbits/s.

When the FT233HP/FT232HP is configured in MPSSE mode, the IO timing and signals used are shown in Figure 18 and Table 20. These show timings for CLKOUT=30MHz. CLKOUT can be divided internally to be provide a slower clock.






Figure 18 - MPSSE Signal Waveforms

Name	Min	Тур	Max	Units	Comments		
t1	32.66	33.33	33.99	Ns	CLKOUT period		
t2	15	16.67	18.33	Ns	CLKOUT high period		
t3	15	16.67	18.33	Ns	CLKOUT low period		
t4	0		7.50	Ns	CLKOUT to TDI/DO delay		
t5	0			Ns	TDI/DO hold time		
t6	11			Ns	TDI/DO setup time		

Table 20 - MPSSE Signal Timings

MPSSE mode is enabled using the FT_SetBitMode D2XX driver command with a hex value of 0x02. A hex value of 0x00 will reset the device. See application note AN135 - ANSSE Basics for more details and examples.

The MPSSE command set is fully described in application note <u>AN108 – Command Processor For MPSSE</u> and MCU Host Bus Emulation Modes.

The following additional libraries and application notes are available for configuring the MPSSE for SPI Master, I2C Master and JTAG at the following link:

https://www.ftdichip.com/Support/SoftwareExamples/MPSSE.htm

4.8.1 MPSSE Adaptive Clocking

The Adaptive Clock mode correlates the CLK signal with a return clock RTCK. This is a technique used by ARM® processors.

The FT233HP/FT232HP will assert the TCK line and wait for the RTCK to be returned from the target device to GPIOL3 line before changing the TDO (data out line).




Figure 19 - Adaptive Clocking Interconnect






Figure 20 - Adaptive Clocking Waveform

Adaptive clocking is not enabled by default.

For further details on MPSSE adaptive clocking please refer to <u>AN 108 Command Processor For MPSSE</u> and MCU Host Bus Emulation Modes.

4.9 Fast Serial Interface Mode Description

Fast Serial Interface Mode provides a method of communicating with an external device over USB using 4 wires that can have opto-isolators in their path, thus providing galvanic isolation between systems. Fast serial mode is enabled by setting the appropriate bits in the external EEPROM. The fast serial mode can be held in reset by setting a bit value of 0x10 using the FT_SetBitMode D2XX driver command. While this bit is set the device is held reset – data can be sent to the device, but it will not be sent out by the device until the device is enabled again. This is done by sending a bit value of 0x00 using the Set Bit Mode command.

When the FT233HP/FT232HP is configured in Fast Serial Interface mode the IO timing of the signals used are shown in Figure 21 and the timings are shown in Table 21.




Figure 21 - Fast Serial Interface Signal Waveforms

Name	Minimum	Typical	Maximu	Units	Description
t1	5			ns	FSDO/FSCTS hold time
t2	5			ns	FSDO/FSCTS setup time
t3	5			ns	FSDI hold time
t4	10			ns	FSDI Setup Time
t5	10			ns	FSCLK low
t6	10			ns	FSCLK high
t7	20			ns	FSCLK Period

Table 21 - Fast Serial Interface Signal Timings



4.9.1 Outgoing Fast Serial Data

To send fast serial data out of the FT233HP/FT232HP, the external device must drive the FSCLK clock. If the FT233H has data ready to send, it will drive FSDO output low to indicate the start bit. It will not do this if it is currently receiving data from the external device. This is illustrated in Figure 22.





Figure 22 - Fast Serial Interface Output Data

Notes:

- 1. The first bit output (Start bit) is always 0.
- 2. FSDO is always sent LSB first.
- 3. The last serial bit output is the source bit (SRCE) is always 0.
- 4. If the target device is unable to accept the data when it detects the START bit, it should stop the FSCLK until it can accept the data.

4.9.2 Incoming Fast Serial Data

An external device is allowed to send data into the FT233HP/FT232HP if FSCTS is high. On receipt of a zero START bit on FSDI, the FT233HP/FT232HP will drop FSCTS on the next positive clock edge. The data from bits 0 to 7 are then clocked in (LSB first). The last bit (DEST) determines where the data will be written to. This bit is always 0 with the FT233HP/FT232HP. This is illustrated in Figure 23.



Notes:

- 1. The first bit input (Start bit) is always 0.
- 2. FSDI is always received LSB first.
- 3. The last received serial bit is the destination bit (DEST) is always 0.
- 4. The target device should ensure that FSCTS is high before it sends data. FSCTS goes low after data bit 0 (D0) and stays low until the chip can accept more data.

4.9.3 Fast Serial Data Interface Example

Figure 24 shows example of two Agilent HCPL-2430 (see the semiconductor section at https://www.broadcom.com) Hi-Speed opto-couplers used to optically isolate an external device which interfaced to USB using the FT233HP/FT232HP. In this example VCC5V is the USB VBUS supply and VCCE is the supply to the external device.

Care must be taken with the voltage used to power the photo-LED. It must be the same voltage as that which the FT233HP/FT232HP I/Os are driving to, or the LED's may be permanently on. Limiting resistors should be fitted in the lines that drive the diodes. The outputs of the opto-couplers are open-collector and require a pull-up resistor.






Figure 24 - Fast Serial Interface Example

4.10 CPU-style FIFO Interface Mode Description

CPU-style FIFO interface mode is designed to allow a CPU to interface to USB via the FT233HP/FT232HP. This mode is enabled in the external EEPROM. The interface is achieved using a chip select bit (CS#) and address bit (A0). When the FT233HP/FT232HP is in CPU-style Interface mode, the IO signal lines are configured as given in Table 22. This mode uses a combination of CS# and A0 to determine the operation to be carried out. The following Table 23 gives the decode values for particular operations.

CS#	A0	RD#	WR#
1	X	X	X
0	0	Read Data Pipe	Write Data Pipe
0	1	Read Status	Send Immediate

Table 22 - CPU-Style FIFO Interface Operation Select

The Status read is shown in Table 23 -

Data Bit	Data	Status
bit 0	1	Data available (=RXF)
bit 1	1	Space available (=TXE)
bit 2	1	Suspend
bit 3	1	Configured
bit 4	X	X
bit 5	X	X
bit 6	X	X
bit 7	X	X

Table 23 - CPU-Style FIFO Interface Operation Read Status Description

Note that bits 7 to 4 can be arbitrary values and that X = not used.

The timing of reading and writing in this mode is shown in Figure 25 and Table 24.






Figure 25 - CPU-Style FIFO Interface Operation Signal Waveforms

Data Bit	Nom	Max	Units	Comment
t1	5		Ns	A0/CS# setup time to WR#
t2	5		Ns	A0/CS# hold time after WR# inactive
t3	5		Ns	A0/CS# setup time to RD#
t4	5		Ns	A0/CS# hold time after RD# inactive
t5	5		Ns	D to WR# 36active setup time
t6	5		Ns	D hold time after WR# inactive
t7	1	14	ns	RD# to D
t8	30		ns	WR# active pulse width
t9	30		ns	RD# active pulse width

Table 24 - CPU-Style FIFO Interface Operation Signal Timing

An example of the CPU-style FIFO interface connection is shown in Figure 26.




Figure 26 - CPU-Style FIFO Interface Example

4.11 RS232 UART Mode LED Interface Description

When configured in UART mode the FT233HP/FT232HP has two IO pins dedicated to controlling LED status indicators, one for transmitted data the other for received data. When data is being transmitted or received the respective pins drive from tristate to low in order to provide indication on the LED's of data transfer. A digital one-shot timer is used so that even a small percentage of data transfer is visible to the end user.




Figure 27 - Dual LED UART Configuration

Figure 27 shows a configuration using two individual LED's – one for transmitted data the other for received data.




Figure 28 - Single LED UART Configuration

In Figure 28 transmit and receive LED indicators are wire-OR'ed together to give a single LED indicator which indicates any transmit or receive data activity.

Note that the LED's are connected to the same supply as VCCIO.

4.12 Send Immediate/Wake Up (SIWU#)

The SIWU# pin is available in the FIFO modes and in bit-bang mode. The Send Immediate portion is used to flush data from the chip back to the PC. This can be used to force short packets of data back to the PC without waiting for the latency timer to expire.

To avoid overrunning, this mechanism should only be used when a process of sending data to the chip has been stopped. The data transfer is flagged to the USB host by the falling edge of the SIWU# signal. The USB host will schedule the data transfer on the next USB packet.






Figure 29 - Using SIWU#

When the pin is being used for a Wake Up function to wake up a sleeping PC a 20ms negative pulse on this pin is required. When the pin is used to immediately flush the buffer (Send Immediate) a 250ns negative pulse on this pin is required.

Notes:

- 1. When using remote wake-up, ensure the resistors are pulled-up in suspend. Also ensure peripheral designs do not allow any current sink paths that may partially power the peripheral.
- 2. If remote wake-up is enabled, a peripheral is allowed to draw up to 2.5mA in suspend. If remote wake-up is disabled, the peripheral must draw no more than 500uA in suspend.
- 3. If a Pull-down is enabled, the FT233HP/FT232HP will not wake up from suspend when using SIWU#
- 4. In UART mode the RI# pin acts as the wake up pin.

4.13 FT233HP/FT232HP Mode Selection

The FT233HP/FT232HP defaults to asynchronous serial interface (UART) mode of operation.

After a reset the required mode is determined by the contents of the external EEPROM which can be programmed using <u>FT_Prog.</u>

The EEPROM contents determine if the FT233HP/FT232HP device is configured as FT233HP/FT232HP asynchronous serial interface, FT245 FIFO interface, CPU-style FIFO interface, FT1248 or Fast Serial Interface.

Following a reset, the EEPROM is read and the FT233HP/FT232HP configured for the selected mode. After device enumeration, the **FT_SetBitMode** command (refer to D2XX Programmers Guide) can be sent to the USB driver to switch the selected interface into other modes – asynchronous bit-bang, synchronous bit-bang or MPSSE – if required.

When in FT245 FIFO mode, the $FT_SetBitMode$ command can be used to select Synchronous FIFO ($FT_SetBitMode = 0x40$). Note that FT245 FIFO mode must be configured in the EEPROM before selecting the Synchronous FIFO mode.

The drive strength selection, slew rate and Schmitt input function can also be configured in the EEPROM.

The MPSSE can be configured directly using the D2XX commands. The <u>D2XX Programmers Guide</u> is available from the <u>FTDI website</u>. The application note <u>AN 108 – Command Processor for MPSSE and MCU Host Bus Emulation Modes</u> gives further explanation and examples for the MPSSE.



4.14 Modes Configuration

This section summarises what modes are configurable using the external EEPROM or the application software.

	ASYNC Serial UART	STYLE ASYNC 245 FIFO	SYNC 245 PARAL LEL FIFO	FT1248	ASYNC Bit- Bang	SYNC Bit- Bang	MPSSE	Fast Serial Interf ace	CPU- Style FIFO
EEPROM configured	YES	YES	YES	YES	NO	NO	NO	YES	YES
Applicatio n Software configured	NO	NO	YES	NO	YES	YES	YES	RESET	NO

Table 25 - Configuration Using EEPROM and Application Software

Note:

- 1. The Synchronous 245 FIFO mode requires both the EEPROM and application software mode settings
- 2. The application software can be used to reset the fast serial interface controller



5 USB Type-C/Power Delivery 3.0 Controller

5.1 PD Controller Description

The FT233HP/FT232HP has a Type-C/PD controller that fully supports the latest USB Type-C and Power Delivery (PD) 3.0 standards enabling support for power negotiation with the ability to sink or source current to a USB host device. There are two PD ports in the device (FT233HPQ and FT233HPL only), one port is with the legacy USB 2.0 port to form USB PD port as a power sink or source, and the other port is standalone PD port as a sink which is used to connect to PD power source. Power Delivery function is designed to meet PD2.0/3.0 specification. If the device is configured to be operated in legacy USB2.0 mode it will be backward compatible to FT232H in terms of USB2.0 and its peripheral IOs functions.




Figure 30 - PD Working Diagram

5.2 Features

- PD 3.0 Compliant.
- Physical layer and Policy Engine.
- Initial Sink, with Dual Role Power (Power Role Swap) and vConn Swap support.
- Multiple Configurable Power Profiles.
- Supports up to 20V5A power profile.
- Charge through Support.
- Cable Attach and Orientation Detection.
- Supports 1.5A and 3A cables in Type-C legacy mode (NON-PD Mode).
- Profile Selection indication through GPIOs when operating In Sink Mode.
- Supports External MCU to take over the control.
- 8 bit register interface for a low speed processor, or optional I2C port
- Integrated Chapter 6 protocol reduces required MPU response time to 10mS.
- K code recognition/coding, preamble, CRC, etc offloaded from processor.
- VCONN 200mA protected driver switches
- Single 12MHz clock + 32KHz low power clock.
- Slew rate limited driving of CC cable lines drive to 1.1V and 300nS linear transition time.

5.3 AC timing on GPIO pins

Best case transition time with 5pF load		Worst case transition time with 15pF load		
Rise(ns) Fall(ns)		Rise(ns) Fall(ns)		
1.2	1.1	6.0	6.5	

Table 26 - AC timing on GPIO pins

5.4 **GPIO Timing for PD Operation**

GPIOs are used as a power profile indicator as well as power supply controllers. When operating as a Sink, GPIO pins are used for LOAD EN* and ISET*.

Depending on the kind of profile negotiated, the appropriate ISET* GPIO will go high followed by LOAD_EN* pin.

The timing between this ISET* going high to LOAD EN* can be as up to 12.5uS.

When operating as a Source, GPIO pins are used as power supply controller. During Source operation, the initial voltage will be 5V and then depends on the profile setting; the PD controller can negotiate a higher voltage. Switching from 5V to higher Voltage or vice versa is controlled by switching GPIOs. 5V could be controlled by one Pin where as another higher Voltage is controlled by another pin.

For example, below table shows a sample GPIO states for 3 different voltage cases.

	5v	9V	20V
PS_EN*	HIGH	HIGH	HIGH
GPIO_9v*	LOW	HIGH	LOW
GPIO_20v*	LOW	LOW	HIGH

Table 27 - Example GPIO states for power control

In this case 5V to 9V or 5v to 20V is just an additional GPIO pin going high. In this case the timing does not matter. However in the scenario, when the profile changes from 9V to 20V there is one GPIO going low, and another one going high. In this case the delay between one pin going low to another pin going high can be up to 12.5uS.

5.5 PD Voltage Parameter

Based on USB Type-C specification, during initialization when Source connects to Sink, both are in the unattached state. Source firstly detects the Sink's pull down on CC then enters attached state, Source turns on VBUS and VCONN. So USB Type-C specification requests voltage parameters shown below:

	Minimum Voltage	Maximum Voltage	Threshold
Powered cable / adapter(vRa)	0.00V	0.15V	0.20V
Sink(vRd)	0.25V	1.50V	1.60V
No connect (vOPEN)	1.65V		

Table 28 - CC Voltage on Source Side - Default USB

	Minimum Voltage	Maximum Voltage	Threshold
Powered cable / adapter(vRa)	0.00V	0.35V	0.40V
Sink(vRd)	0.45V	1.50V	1.60V
No connect (vOPEN)	1.65V		

Table 29 - CC Voltage on Source Side - 1.5A @ 5V

	Minimum Voltage	Maximum Voltage	Threshold
Powered cable / adapter(vRa)	0.00V	0.75V	0.80V
Sink(vRd)	0.85V	2.45V	2.60V
No connect (vOPEN)	2.75V		

Table 30 - CC Voltage on Source Side - 3A @ 5V

^{*:} These five signals can be configured by software GPIOs setting but also corresponding to board design.



For better achieving USB Type-C specification request, we suggest to use P channel MOSFET to isolate DCDC power and FT233HP/FT232HP power in order to guarantee the expected voltage parameters. The equivalent circuit shown below:




Figure 31 - P Channel MOSFET Equivalent Circuit

Recommended MOSFET parameters:

V(BR)DSS	ΙD	Gate Threshold Voltage
-20V(typical)	< -150mA	< -0.6V

Table 31 - P-Channel MOSFET Character Recommendation

6 Devices Characteristics and Ratings

6.1 Absolute Maximum Ratings

The absolute maximum ratings for the FT233HP/FT232HP devices are as follows. These are in accordance with the Absolute Maximum Rating System (IEC 60134). Exceeding these values may cause permanent damage to the device.

Parameter	Value	Unit
Storage Temperature	-65°C to 150°C	Degrees C
Floor Life (Out of Bag) At Factory Ambient (30°C / 60% Relative Humidity)	168 Hours (IPC/JEDEC J-STD-033A MSL Level 3 Compliant)*	Hours
Ambient Operating Temperature (Power Applied)	-40°C to 85°C	Degrees C
MTTF FT233HP/FT232HP	TBD	Hours
VCORE Supply Voltage	-0.3 to +1.32	V
VCCIO IO Voltage	-0.3 to +4.0	V
DC Input Voltage – USBDP and USBDM	-0.5 to +3.63	V
DC Input Voltage – High Impedance Bi-directional (ACBUS and ADBUS powered from VCCIO)	-0.3 to +5.8	V
DC Output Current - Outputs	16	mA

Table 32 - Absolute Maximum Ratings

6.2 DC Characteristics

DC Characteristics (Ambient Temperature = -40°C to +85°C)

Parameter	Description	Minimum	Typical	Maximum	Units	Conditions
VCORE	VCC Core Operating Supply Voltage	1.08	1.20	1.32	٧	
VCCIO*	VCCIO Operating Supply Voltage	2.97	3.30	3.63	V	
VREGIN	VREGIN Voltage regulator Input	3.00	3.30	3.60	٧	
VREGOUT	Voltage regulator Output	1.08	1.20	1.32	V	
Ireg	Regulator Current		22.37	150	mA	VREGIN +3.3V and data transfer with 12Mbps
Icc1s	VREGIN Suspend Supply Current		132.2		μΑ	USB Suspend
I_vcc_usb	VCC_USB operating supply current		22.36		mA	Data transfer with 12Mbps
I_vccio	VCC_IO operating supply current		1.72		mA	Data transfer with 12Mbps
I_vcc_pd	VCC_PD suspend supply current		23.5		uA	PD suspend

Table 33 - Operating Voltage and Current

 $\underline{\textbf{Note:}} \ \ \textbf{Failure to connect all VCCIO pins of the device will have unpredictable behaviour.}$

^{*} If devices are stored out of the packaging beyond this time limit the devices should be baked before use. The devices should be ramped up to a temperature of +125°C and baked for up to 17 hours.

The I/O pins are +3.3v cells, which are +5V tolerant (except the USB PHY pins).

Parameter	Description	Minimum	Typical	Maximum	Units	Conditions
		2.4	VCCIO	VCCIO	V	Ioh = +/-2mA I/O Drive strength* = 4mA
		2.4	VCCIO	VCCIO	V	I/O Drive strength* = 8mA
Voh	Output Voltage High	2.4	VCCIO	VCCIO	V	I/O Drive strength* = 12mA
		2.4	VCCIO	VCCIO	V	I/O Drive strength* = 16mA
			0	0.4	V	Iol = +/-2mA I/O Drive strength* = 4mA
			0	0.4	V	I/O Drive strength* = 8mA
Vol	Output Voltage Low		0	0.4	V	I/O Drive strength* = 12mA
			0	0.4	V	I/O Drive strength* = 16mA
Vil	Input low Switching Threshold			0.8	V	LVTTL
Vih	Input High Switching Threshold	2.0			V	LVTTL
Vt	Switching Threshold		1.5		V	LVTTL
Vt-	Schmitt trigger negative going threshold voltage	0.8	1.1		V	
Vt+	Schmitt trigger positive going threshold voltage		1.6	2.0	V	
Rpu	Input pull-up resistance**	40	75	190	ΚΩ	Vin = 0
Rpd	Input pull-down resistance	40	75	190	ΚΩ	Vin =VCCIO
Iin	Input Leakage Current		+/-1		μΑ	Vin = 5V or 0V

Table 34 - I/O Pin Characteristics VCCIO = +3.3V (except USB PHY pins)

DC Characteristics (Ambient Temperature = -40°C to +85°C)

Parameter	Description	Minimum	Typical	Maximum	Units	Conditions
VCC_USB	PHY Operating Supply Voltage	3.0	3.3	3.6	>	3.3V I/O
Iccphy	PHY Operating Supply Current			60	mA	Hi-speed operation at 480 MHz
Iccphy (susp)	PHY Suspend Supply Current			2	mA	USB Suspend

Table 35 - PHY Operating Voltage and Current

Parameter	Description	Minimum	Typical	Maximum	Units	Conditions
Voh	Output Voltage High	2.8	-	3.6	V	
Vol	Output Voltage Low	0	-	0.3	V	
Vil	Input low Switching Threshold		-	0.8	V	
Vih	Input High Switching Threshold	2.0	-		V	

Table 36 - PHY I/O Pin Characteristics

^{*} The I/O drive strength and slow slew-rate are configurable in the EEPROM.

^{**} The voltage pulled up to is VCCIO-0.9V in the worst case.

6.3 ESD Tolerance

ESD protection for FT233HP/FT232HP IO's

Parameter	Reference	Minimum	Typical	Maximum	Units
Human Body Model (HBM)	JEDEC EIA/JESD22-A114-B, Class 2		±2kV		kV
Machine Mode (MM)	JEDEC EIA/JESD22-A115-A, Class B		±200V		V
Charge Device Model (CDM)	JEDEC EIA/ JESD22-C101-D, Class-III		±500V		V
Latch-up	JESD78, Trigger Class-II		±200mA		mA

Table 37 - ESD Tolerance

6.4 Thermal Characteristics

Parameter	Minimum	Typical	Maximum	Units
Θ _{JA} (FT233HPL)		54		°C/W
Θ _{JC} (FT233HPL)		12		°C/W
Θ _{JA} (FT233HPQ)		29		°C/W
Θ _{JC} (FT233HPQ)		1.0		°C/W
Θ _{JA} (FT232HPQ)		23.65		°C/W
Θ _{1C} (FT232HPQ)		9.35		°C/W

Table 38 - Thermal Characteristics

7 Package Parameters

The FT233HP/FT232HP is available in three different packages. The FT232HPQ is the QFN-56 option, the FT233HPL is LQFP-64 package and the FT233HPQ is the QFN-64 package option.

7.1 FT232HPQ, QFN-56 Package Dimensions




Figure 32 - 56 Pin QFN Package Details

7.2 FT233HPQ, QFN-64 Package Dimensions




Figure 33 - 64 Pin QFN Package Details



7.3 FT233HPL, LQFP-64 Package Dimensions




Figure 34 - 64 Pin LQFP Package Details



7.4 Solder Reflow Profile




Figure 35 - 64 Pin LQFP and QFN Reflow Solder Profile



Profile Feature	Pb Free Solder Process (green material)	SnPb Eutectic and Pb free (non green material) Solder Process
Average Ramp Up Rate (T _s to T _p)	3°C / second Max.	3°C / Second Max.
Preheat - Temperature Min (T _s Min.) - Temperature Max (T _s Max.) - Time (t _s Min to t _s Max) Time Maintained Above Critical Temperature T _L : - Temperature (T _L) - Time (t _L)	150°C 200°C 60 to 120 seconds 217°C 60 to 150 seconds	100°C 150°C 60 to 120 seconds 183°C 60 to 150 seconds
Peak Temperature (T _p)	260°C	
Time within 5°C of actual Peak Temperature (t_p)	30 to 40 seconds	20 to 40 seconds
Ramp Down Rate	6°C / second Max.	6°C / second Max.
Time for $T = 25^{\circ}C$ to Peak Temperature, T_{p}	8 minutes Max.	6 minutes Max.

Table 39 - Reflow Profile Parameters Values

Package Thickness	Volume mm3 < 350	Volume mm3 >=350
< 2.5 mm	235 +5/-0 deg C	220 +5/-0 deg C
≥ 2.5 mm	220 +5/-0 deg C	220 +5/-0 deg C

Table 40 - Package Reflow Peak Temperature



8 Contact Information

Head Office - Glasgow, UK

Future Technology Devices International Limited Unit 1, 2 Seaward Place, Centurion Business Park Glasgow G41 1HH

United Kingdom

Tel: +44 (0) 141 429 2777 Fax: +44 (0) 141 429 2758

E-mail (Sales) sales1@ftdichip.com
E-mail (Support) support1@ftdichip.com
E-mail (General Enquiries) admin1@ftdichip.com

Branch Office - Taipei, Taiwan

Future Technology Devices International Limited

(Taiwan)

2F, No. 516, Sec. 1, NeiHu Road

Taipei 114 Taiwan, R.O.C.

Tel: +886 (0) 2 8797 1330 Fax: +886 (0) 2 8751 9737

E-mail (Sales) <u>tw.sales1@ftdichip.com</u>
E-mail (Support) <u>tw.support1@ftdichip.com</u>
E-mail (General Enquiries) <u>tw.admin1@ftdichip.com</u>

Branch Office - Tigard, Oregon, USA

Future Technology Devices International Limited

(USA)

7130 SW Fir Loop Tigard, OR 97223-8160

USA

Tel: +1 (503) 547 0988 Fax: +1 (503) 547 0987

E-Mail (Sales) <u>us.sales@ftdichip.com</u>
E-Mail (Support) <u>us.support@ftdichip.com</u>
E-Mail (General Enquiries) <u>us.admin@ftdichip.com</u>

Branch Office - Shanghai, China

Future Technology Devices International Limited

(China)

Room 1103, No. 666 West Huaihai Road,

Shanghai, 200052

China

Tel: +86 21 62351596 Fax: +86 21 62351595

Web Site

http://ftdichip.com

Distributor and Sales Representatives

Please visit the Sales Network page of the <u>FTDI Web site</u> for the contact details of our distributor(s) and sales representative(s) in your country.

System and equipment manufacturers and designers are responsible to ensure that their systems, and any Future Technology Devices International Ltd (FTDI) devices incorporated in their systems, meet all applicable safety, regulatory and system-level performance requirements. All application-related information in this document (including application descriptions, suggested FTDI devices and other materials) is provided for reference only. While FTDI has taken care to assure it is accurate, this information is subject to customer confirmation, and FTDI disclaims all liability for system designs and for any applications assistance provided by FTDI. Use of FTDI devices in life support and/or safety applications is entirely at the user's risk, and the user agrees to defend, indemnify and hold harmless FTDI from any and all damages, claims, suits or expense resulting from such use. This document is subject to change without notice. No freedom to use patents or other intellectual property rights is implied by the publication of this document. Neither the whole nor any part of the information contained in, or the product described in this document, may be adapted or reproduced in any material or electronic form without the prior written consent of the copyright holder. Future Technology Devices International Ltd, Unit 1, 2 Seaward Place, Centurion Business Park, Glasgow G41 1HH, United Kingdom. Scotland Registered Company Number: SC136640



Appendix A - References

Document References

AN 108 - Command Processor for MPSSE and MCU Host Bus Emulation Modes

AN 113 - Interfacing FT2232H Hi-Speed Devices to I2C Bus

AN 114 - Interfacing FT2232H Hi-Speed Devices to SPI Bus

AN 129 - Interfacing FT2232H Hi-Speed Devices to a JTAG TAP

AN 135 - MPSSE Basics

AN 411 - FTx232H MPSSE I2C Master Example in C#

AN 355 - FT232H MPSSE Example - I2C Master Interface with Visual Basic

AN 167 FT1248 Parallel Serial Interface Basics

FT PROG

TN 167 FTDI FIFO Basics

AN 120 Aliasing VCP Baud Rates

MPSSE Example Projects (I2C Master, SPI Master, JTAG)

Acronyms and Abbreviations

Terms	Description
CPU	Central Processing Unit
EEPROM	Electrically Erasable Programmable Read Only Memory
ESD	Electrostatic Discharge
FIFO	First In First Out
I2C	Inter-Integrated Circuit
LDO	Low Drop Out
LED	Light Emitting Diode
LSB	Least Significant Bit First
LQFP	Low Profile Quad Flat Pack
MPSSE	Multi- Protocol Synchronous Serial Engines
PD	Power Delivery
QFN	Quad Flat Non-leaded package
SPI	Serial Peripheral Interface
TTL	Transistor-Transistor Logic
USB	Universal Serial Bus
UART	Universal Asynchronous Receiver / Transmitter
UTMI	Universal Transceiver Macrocell Interface
VCP	Virtual COM Ports



Appendix B – List of Figures and Tables

List of Tables

Table 1 - FT233HP/FT232HP Pin Descriptions	11
Table 2 - Power and Ground	12
Table 3 - Common Function Pins	13
Table 4 - EEPROM Interface Group	13
Table 5 - Type-C/PD Port Pins	13
Table 6 - GPIO Pins	13
Table 7 - UART Interface and ACBUS Group (see note 1)	15
Table 8 - ACBUS Configuration Control	16
Table 9 - UART Configured Pin Descriptions	17
Table 10 - FT245 Synchronous FIFO Configured Pin Descriptions	18
Table 11 - FT245 Style Asynchronous FIFO Configured Pin Descriptions	19
Table 12 - Synchronous or Asynchronous Bit-Bang Configured Pin Descriptions	19
Table 13 - MPSSE Configured Pin Descriptions	20
Table 14 - Fast Serial Interface Configured Pin Descriptions	21
Table 15 - CPU-style FIFO Interface Configured Pin Descriptions	21
Table 16 - FT1248 Configured Pin Descriptions	22
Table 17 - FT245 Synchronous FIFO Interface Signal Timings	27
Table 18 - Asynchronous FIFO Timings (based on standard drive level outputs)	29
Table 19 - Synchronous Bit-Bang Mode Timing Interface Example Timings	34
Table 20 - MPSSE Signal Timings	35
Table 21 - Fast Serial Interface Signal Timings	36
Table 22 - CPU-Style FIFO Interface Operation Select	38
Table 23 - CPU-Style FIFO Interface Operation Read Status Description	38
Table 24 - CPU-Style FIFO Interface Operation Signal Timing	39
Table 25 - Configuration Using EEPROM and Application Software	42
Table 26 - AC timing on GPIO pins	43
Table 27 - Example GPIO states for power control	44
Table 28 - CC Voltage on Source Side - Default USB	44
Table 29 - CC Voltage on Source Side - 1.5A @ 5V	44
Table 30 - CC Voltage on Source Side - 3A @ 5V	44
Table 31 - P-Channel MOSFET Character Recommendation	45
Table 32 - Absolute Maximum Ratings	46
Table 33 - Operating Voltage and Current	46
Table 34 - I/O Pin Characteristics VCCIO = +3.3V (except USB PHY pins)	47
Table 35 - PHY Operating Voltage and Current	47
Table 36 - PHY I/O Pin Characteristics	47
Table 37 - ESD Tolerance	48
Table 38 - Thermal Characteristics	48
Table 39 - Reflow Profile Parameters Values	53



Table 40 - Package Reflow Peak Temperature	53
List of Figures	
Figure 1 - FT233HP/FT232HP Block Diagram	4
Figure 2 - FT233HPQ-64 Pin Schematic Symbol	8
Figure 3 - FT233HPL-64 Pin Schematic Symbol	9
Figure 4 - FT232HPQ-56 Pin Schematic Symbol	10
Figure 5 - RS232 Configuration	25
Figure 6 - RS422 Configuration	26
Figure 7 - RS485 Configuration	26
Figure 8 - FT245 Synchronous FIFO Interface Signal Waveforms	27
Figure 9 - FT245 Asynchronous FIFO Interface READ Signal Waveforms	28
Figure 10 - FT245 Asynchronous FIFO Interface WRITE Signal Waveforms	28
Figure 11 - FT1248 Bus with Single Master and Slave	29
Figure 12 - FT1248 Basic Waveform Protocol	30
Figure 13 - FT1248 Command Structure	31
Figure 14 - FT1248 1-bit Mode Protocol (WRITE)	31
Figure 15 - FT1248 1-bit Mode Protocol (READ)	32
Figure 16 - Synchronous Bit-Bang Mode Timing Interface Example	33
Figure 17 - Bit-bang Mode Dataflow Illustration Diagram	34
Figure 18 - MPSSE Signal Waveforms	35
Figure 19 - Adaptive Clocking Interconnect	35
Figure 20 - Adaptive Clocking Waveform	36
Figure 21 - Fast Serial Interface Signal Waveforms	36
Figure 22 - Fast Serial Interface Output Data	37
Figure 23 - Fast Serial Interface Input Data	37
Figure 24 - Fast Serial Interface Example	38
Figure 25 - CPU-Style FIFO Interface Operation Signal Waveforms	39
Figure 26 - CPU-Style FIFO Interface Example	39
Figure 27 - Dual LED UART Configuration	40
Figure 28 - Single LED UART Configuration	40
Figure 29 - Using SIWU#	41
Figure 30 – PD Working Diagram	43
Figure 31 - P Channel MOSFET Equivalent Circuit	45
Figure 32 - 56 Pin QFN Package Details	49
Figure 33 - 64 Pin QFN Package Details	
Figure 34 - 64 Pin LQFP Package Details	51
Figure 35 - 64 Pin LQFP and QFN Reflow Solder Profile	52



Appendix C - Revision History

Document Title: FT233HP/FT232HP Datasheet

Document Reference No.: FT_001484
Clearance No.: FTDI#558

Product Page: https://www.ftdichip.com/Products/ICs.htm

Document Feedback: Send Feedback

Revision	Changes	Date
Version 1.0	Initial Release	26-06-2020