

WINSTAR Display Co.,Ltd. 華凌光電股份有限公司

2.13 inch E-paper Display Series

WAA0213A2BNA6NXXX000

Product Specifications

Customer	Standard
Description	2.13" E-PAPER DISPLAY Model
Name	WAA0213A2BNA6NXXX000
Date	2024/05/10
Revision	1.0

Design Engineering					
Approval Check Design					



REVISION HISTORY

Rev	Date	Item	Page	Remark
1.0	May.10.2024	Preliminary	ALL	



CONTENTS

1.	Over View	6
2.	Features	6
3.	Mechanical Specification	6
4.	Mechanical Drawing of EPD Module	7
5.	Input/output Pin Assignment	8
6.	Electrical Characteristics	9
	6.1 Absolute Maximum Rating	9
	6.2 Panel DC Characteristics	10
	6.3 Panel DC Characteristics	11
	6.3.1 MCU Interface Selection	11
	6.3.2 MCU Serial Interface (4-wire SPI)	11
	6.3.3 MCU Serial Interface (3-wire SPI)	12
	6.3.4 Interface Timing	13
7.	Command Table	14
8.	Optical Specification	25
9.	Handling, Safety, and Environment Requirements	25
10.	Reliability Test	26

11.	Block Diagram	27
12.	Reference Circuit	28
13.	Matched Development Kit	29
14.	Typical Operating Sequence	30
	14.1 Normal Operation Flow	30
	14.2 Normal Operation Reference Program Code	31
15.	Inspection condition	32
	15.1 Environment	32
	15.2 Illuminance	32
	15.3 Inspect method	32
	15.4 Display area	32
	15.5 Inspection standard	33
	15.5.1 Electric inspection standard	33
	15.5.2 Appearance inspection standard	34
16.	Packaging	36
17.	Precautions	37



1. Over View

WAA0213A2BNA6NXXX000 is an Active Matrix Electrophoretic Display (AM EPD), with interface and a reference system design. The display is capable to display images at 1-bit white, black and red full display capabilities. The 2.13inch active area contains 250×122 pixels. The module is a TFT-array driving electrophoresis display, with integrated circuits including gate driver, source driver, MCU interface, timing controller, os-cillator, DC-DC, SRAM, LUT, VCOM. Module can be used in portable electronic devices, such as Electronic Shelf Label (ESL) System.

2. Features

250×122 pixels display High contrast High reflectance Ultra wide viewing angle Ultra low power consumption Pure reflective mode Bi-stable display Commercial temperature range Landscape portrait modes Hard-coat antiglare display surface Ultra Low current deep sleep mode On chip display RAM Waveform can stored in On-chip OTP or written by MCU Serial peripheral interface available On-chip oscillator On-chip booster and regulator control for generating VCOM, Gate and Source driving voltage

I2C signal master interface to read external temperature sensor Built-in temperature sensor

Parameter	ameter Specifications		Remark
Screen Size	2.13	Inch	
Display Resolution	250(H)×122(V)	Pixel	DPI:130
Active Area	23.7046×48.55	mm	
Pixel Pitch	0.1943×0.1942	mm	
Pixel Configuration	Square		
Outline Dimension	29.2(H)×59.2 (V) ×1.0(D)	mm	
Module Weight	3.2±0.5	g	

3. Mechanical Specifications





5. Input /Output Pin Assignment

No.	Name	I/O	Description	Remark
1	NC		Do not connect with other NC pins	Keep Open
2	GDR	0	N-Channel MOSFET Gate Drive Control	
3	RESE	Ι	Current Sense Input for the Control Loop	
4	NC	NC	Do not connect with other NC pins	Keep Open
5	VSH2	С	Positive Source driving voltage(Red)	
6	TSCL	0	I ² C Interface to digital temperature sensor Clock pin	
7	TSDA	I/O	I ² C Interface to digital temperature sensor Data pin	
8	BS1	Ι	Bus Interface selection pin	Note 5-5
9	BUSY	0	Busy state output pin	Note 5-4
10	RES#	Ι	Reset signal input. Active Low.	Note 5-3
11	D/C#	Ι	Data /Command control pin	Note 5-2
12	CS#	Ι	Chip select input pin	Note 5-1
13	SCL	Ι	Serial Clock pin (SPI)	
14	SDA	I/O	Serial Data pin (SPI)	
15	VDDIO	Р	Power Supply for interface logic pins It should be connected with VCI	
16	VCI	Р	Power Supply for the chip	
17	VSS	Р	Ground	
18	VDD	С	Core logic power pin VDD can be regulated internally from VCI. A capacitor should be connected between VDD and VSS	
19	VPP	Р	FOR TEST	
20	VSH1	С	Positive Source driving voltage	
21	VGH	С	Power Supply pin for Positive Gate driving voltage and VSH1	
22	VSL	С	Negative Source driving voltage	
23	VGL	С	Power Supply pin for Negative Gate driving voltage VCOM and VSL	
24	VCOM	С	VCOM driving voltage	

I = Input Pin, O =Output Pin, I/O = Bi-directional Pin (Input/output), P = Power Pin, C = Capacitor Pin Note 5-1: This pin (CS#) is the chip select input connecting to the MCU. The chip is enabled for MCU

communication only when CS# is pulled LOW.

Note 5-2: This pin is (D/C#) Data/Command control pin connecting to the MCU in 4-wire SPI mode. When

the pin is pulled HIGH, the data at SDA will be interpreted as data. When the pin is pulled LOW, the data at SDA will be interpreted as command.

Note 5-3: This pin (RES#) is reset signal input. The Reset is active low.

Note 5-4: This pin is Busy state output pin. When Busy is High, the operation of chip should not be interrupted, command should not be sent. The chip would put Busy pin High when –Outputting display waveform -Communicating with digital temperature sensor

Note 5-5: Bus interface selection pin

BS1 State	MCU Interface
L	4-lines serial peripheral interface(SPI) - 8 bits SPI
Н	3- lines serial peripheral interface(SPI) - 9 bits SPI

6. Electrical Characteristics 6.1 Absolute Maximum Rating

Parameter	Symbol	Rating	Unit
Logic supply voltage	VCI	-0.5 to +4.0	V
Logic Input voltage	VIN	-0.5 to VCI +0.5	V
Logic Output voltage	VOUT	-0.5 to VCI +0.5	V
Operating Temp range	TOPR	0 to +40	° C
Storage Temp range	TSTG	-25 to+70	°C
Optimal Storage Temp	TSTGo	23±2	° C
Optimal Storage Humidity	HSTGo	55±10	%RH

Note:

Maximum ratings are those values beyond which damages to the device may occur. Functional operation should be restricted to the limits in the Panel DC Characteristics tables.

6.2 Panel DC Characteristics

The fellowing	an a sifi as ti a sa	analy fam.			
The following	specifications	apply for:	vss=uv,	VCI=3.0V	10PR =25°C

Parameter	Symbol	Conditions	Applica ble pin	Min.	Тур.	Max	Units
Single ground	V_{SS}	-		-	0	-	V
Logic supply voltage	V _{CI}	-	VCI	2.2	3.0	3.7	V
Core logic voltage	V_{DD}		VDD	1.7	1.8	1.9	V
High level input voltage	V _{IH}	-	-	0.8 V _{CI}	-	-	V
Low level input voltage	V _{IL}	-	-	-	-	0.2 V _{CI}	V
High level output voltage	V _{OH}	IOH = -100uA	-	0.9 VCI	-	-	V
Low level output voltage	V _{OL}	IOL = 100uA	-	-	-	0.1 V _{CI}	V
Typical power	P _{TYP}	V _{CI} =3.0V	-	-	9	-	mW
Deep sleep mode	P _{STPY}	V _{CI} =3.0V	-	-	0.003	-	mW
Typical operating current	Iopr_V _{CI}	V _{CI} =3.0V	-	-	3	-	mA
Image update time	-	25 °C	-	-	14	-	sec
Sleep mode current	Islp_V _{CI}	DC/DC off No clock No input load Ram data retain	-	-	20		uA
Deep sleep mode current	Idslp_V _{CI}	DC/DC off No clock No input load Ram data not retain	-	-	1	5	uA

Notes:

1. The typical power is measured with following transition from horizontal 2 scale pattern to vertical 2 scale pattern.

2. The deep sleep power is the consumed power when the panel controller is in deep sleep mode.

3. The listed electrical/optical characteristics are only guaranteed under the controller & waveform provided by WINSTAR DISPLAY.



6.3 Panel AC Characteristics 6.3.1 MCU Interface Selection

The pin assignment at different interface mode is summarized in Table 6-4-1. Different MCU mode can be set by hardware selection on BS1 pins. The display panel only supports 4-wire SPI or 3-wire SPI interface mode.

Pin Name Data/Command Interface Control Signa			l		
Bus interface	SDA	SCL	CS#	D/C#	RES#
BS1=L 4-wire SPI	SDA	SCL	CS#	D/C#	RES#
BS1=H 3-wire SPI	SDA	SCL	CS#	L	RES#

6.3.2 MCU Serial Interface (4-wire SPI)

The serial interface consists of serial clock SCL, serial data SDA, D/C#, CS#. This interface supports Write mode and Read mode.

Function	CS#	D/C#	SCL
Write command	L	L	1
Write data	L	Н	1

Note: † stands for rising edge of signal

In the write mode SDA is shifted into an 8-bit shift register on every rising edge of SCL in the order of D7, D6, ... D0. The level of D/C# should be kept over the whole byte . The data byte in the shift register is written to the Graphic Display Data RAM /Data Byte register or command Byte register according to D/C# pin.



In the Read mode:

- 1. After driving CS# to low, MCU need to define the register to be read.
- SDA is shifted into an 8-bit shift register on every rising edge of SCL in the order of D7, D6, ... D0 with D/C# keep low.
- 3. After SCL change to low for the last bit of register, D/C# need to drive to high.
- 4. SDA is shifted out an 8-bit data on every falling edge of SCL in the order of D7, D6, ... D0.
- 5. Depending on register type, more than 1 byte can be read out. After all byte are read, CS# need to drive to high to stop the read operation.





6.3.3 MCU Serial Interface (3-wire SPI)

The 3-wire serial interface consists of serial clock SCL, serial data SDA and CS#. This interface also supports Write mode and Read mode.

The operation is similar to 4-wire serial interface while D/C# pin is not used. There are altogether 9-bits will be shifted into the shift register on every ninth clock in sequence: D/C# bit, D7 to D0 bit. The D/C# bit (first bit of the sequential data) will determine the following data byte in the shift register is written to the Display Data RAM (D/C# bit = 1) or the command register (D/C# bit = 0).

Function	CS#	D/C#	SCL
Write command	L	Tie	1
Write data	L	Tie	↑

Note: 🕇	stands	for rising	edge	of signal
---------	--------	------------	------	-----------

Figure 6-3: Write procedure in 3-wire SPI mode



In the Read mode:

- 1. After driving CS# to low, MCU need to define the register to be read.
- 2. D/C=0 is shifted thru SDA with one rising edge of SCL
- 3. SDA is shifted into an 8-bit shift register on every rising edge of SCL in the order of D7, D6, ... D0.
- 4. D/C=1 is shifted thru SDA with one rising edge of SCL
- 5. SDA is shifted out an 8-bit data on every falling edge of SCL in the order of D7, D6, ... D0.
- 6. Depending on register type, more than 1 byte can be read out. After all byte are read, CS# need to drive to high to stop the read operation.





6.3.4 Interface Timing

The following specifications apply for: VSS=0V, VCI=3.0V, TOPR = $25^{\circ}C$.



Changed Diagram

Serial Interface Timing Characteristics

(VCI - VSS = 2.2V to 3.7V, TOPR = 25°C, CL=20pF)

Write mode

Symbol	Parameter	Min	Тур	Max	Unit
f _{scl}	SCL frequency (Write Mode)			20	MHz
t _{cssu}	Time CS# has to be low before the first rising edge of SCLK	60			ns
t _{CSHLD}	Time CS# has to remain low after the last falling edge of SCLK	65			ns
t _{сзнідн}	Time CS# has to remain high between two transfers	100			ns
t _{sclnigh}	Part of the clock period where SCL has to remain high	25			ns
tscllow	Part of the clock period where SCL has to remain low	25			ns
tsisu	Time SI (SDA Write Mode) has to be stable before the next rising edge of SCL	10			ns
t _{sihld}	Time SI (SDA Write Mode) has to remain stable after the rising edge of SCL	40			ns
Read m	ode				
Symbol	Parameter	Min	Тур	Max	Unit
f _{scl}	SCL frequency (Read Mode)			2.5	MHz
t _{cssu}	Time CS# has to be low before the first rising edge of SCLK	100			ns
tcshld	Time CS# has to remain low after the last falling edge of SCLK	50			ns
tсsніgн	Time CS# has to remain high between two transfers	250			ns
t _{sclhigh}	Part of the clock period where SCL has to remain high	180			ns
tscllow	Part of the clock period where SCL has to remain low	180			ns
tsosu	Time SO(SDA Read Mode) will be stable before the next rising edge of SCL		50		ns
	Time SO (SDA Read Mode) will remain stable after the falling edge of SCL		0	i	-i



7. Command Table

	man			De	DE	D4	D 2	DO	D4	DO	Command	Decericti	o n		
	D/C#	1	D7	D6	D5	D4	D3	D2	D1	DO	Command	Descripti			
0	0	01	0	0	0	0	0	0	0	1	Driver Output control	Gate setti			V
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		A[8:0]= 12 MUX Gate			
0	1		0	0	0	0	0	0	0	A ₈		NOX Gau	E 11163 36	ung as (A	[0.0] + 1)
0	1		0	0	0	0	0	B ₂	B1			B[2:0] = 0 Gate scar B[2]: GD Selects th GD=0 [PC G0 is the output see GD=1, G1 is the output see B[1]: SM Change s SM=0 [PC G0, G1, C interlaced SM=1,	nning sequence 1st outp DR], 1st gate c quence is 1st gate c quence is canning c DR], 52, G32	uence and out Gate output cha G0,G1, G output cha G1, G0, C order of ga	nnel, gat 2, G3, nnel, gat 33, G2, te driver.
0	0	03	0	0	0	0 A4	0 A3	0 A2	1 A1	1 A ₀	Gate Driving voltage Control	G0, G2, G B[0]: TB TB = 0 [P TB = 1, so Set Gate A[4:0] = 0	OR], scar can from (driving vo 0h [POR]	i from G0 G295 to G Itage	to G295 0.
														0V to 20V	
												A[4:0]	VGH	A[4:0]	VGH
												00h	20	0Dh	15
												03h	10	0Eh	15.5
												04h	10.5	0Fh	16
												05h	11	10h	16.5
												06h	11.5	11h	17
												07h	12	12h	17.5
												08h	12.5	13h	18
												07h	12	14h	18.5
												08h	12.5	15h	19
												09h	13	16h	19.5
												0Ah	13.5	17h	20
												0Bh	14	Other	NA
												0Ch	14.5		

Com	man	d Tal	ole											
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Comn	nand		Description
0	0	04	0	0	0	0	0	1	0	0	Source	e Driving	voltage	Set Source driving voltage
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A	Contro			A[7:0] = 41h [POR], VSH1 at 15V
0	1		B ₇	B ₆	B5	B ₄	B ₃	B ₂	B ₁	Bo	1			B[7:0] = A8h [POR], VSH2 at 5V.
1000	10		010105		2020020		100000				-			C[7:0] = 32h [POR], VSL at -15V
0	1		C ₇	C ₆	C ₅	C ₄	C ₃	C ₂	C ₁	C ₀				Remark: VSH1>=VSH2
VSI		= 1, SH2 \	oltag	e se	tting	from	2.4V	VS		7] = 0 /SH2), Voltag	e setting	from 9V	C[7] = 0, VSL setting from -5V to -17V
to 8		VOU		A /B	17.01	VOLIA	AVELLO		17V			A (B[7:0]		
	B[7:0] 8Eh	-	1/VSH2 2.4		8[7:0] (Fh		/VSH2 .7	\vdash	A/B[7:0] 23h	VS	H1/VSH2 9	A/B[7:0] 3Ch	VSH1/VSH 14	2 C[7:0] VSL 0Ah -5
	8Fh	2	2.5		l0h	5	.8		24h		9.2	3Dh	14.2	0Ch -5.5
_	90h	-	2.6		1h		.9		25h		9.4	3Eh	14.4	0Eh -6
	91h 92h	_	2.7 2.8		3h		6 .1	\vdash	26h 27h	+	9.6 9.8	3Fh 40h	14.6 14.8	10h -6.5
	93h	-	2.9		4h	_	.2		28h	+	10	40h	14.0	12h -7
_	94h	_	3	-	15h	-	.3		29h		10.2	42h	15.2	14h -7.5
	95h		3.1		l6h		.4		2Ah		10.4	43h	15.4	16h -8
	96h 97h		3.2 3.3		7h 8h	0.10	.5 .6		2Bh 2Ch	-	10.6 10.8	44h 45h	15.6 15.8	18h -8.5 1Ah -9
	98h	_	3.4		19h		.7		2Dh	-	11	46h	10.0	1An -9 1Ch -9.5
	99h	-	3.5		Ah		.8		2Eh		11.2	47h	16.2	1Eh -10
	9Ah 9Bh		3.6 3.7	-	Bh		.9 7		2Fh 30h	-	11.4 11.6	48h 49h	16.4 16.6	20h -10.5
	9Bh 9Ch		3.8		Dh		/ .1	\vdash	30h	+	11.6	49n 4Ah	16.6	22h -11
	9Dh	_	3.9	-	Eh		.2		32h	+	12	4Bh	17	24h -11.5
	9Eh		4		Fh		.3		33h		12.2	Other	NA	26h -12
	9Fh A0h	_	4.1 4.2		0h 1h		.4 .5		34h	+	12.4			28h -12.5
	A1h	-	4.3	-	2h		.6	\vdash	35h 36h	+	12.6 12.8			2Ah -13 2Ch -13.5
_	A2h	_	1.4	_	3h		.7		37h	+	13			2Ch -13.5 2Eh -14
	A3h		4.5		:4h	-	.8		38h		13.2			30h -14.5
	A4h A5h		4.6 4.7		5h 6h		.9 8		39h 3Ah	_	13.4 13.6			32h -15
	A6h	-	1.8	-	7h	-	.1		3Bh	+	13.8			34h -15.5
	A7h	4	4.9	C	8h	8	.2							36h -16
	A8h		5	-	9h		.3							38h -16.5
	A9h AAh	-	5.1 5.2		Ah Bh		.4 .5							3Ah -17
	ABh	_	5.3		Ch		.6							Other NA
	ACh	_	5.4	_	Dh		.7							
	ADh AEh	-	5.5 5.6	-	Eh ther		.8 IA							
	HEII		5.6		liner		A							
0	0	08	0	0	0	0	1	0	0	0	Initial	Code Set	tina	Program Initial Code Setting
_				-								Program		J
														The command required CLKEN=1.
														Refer to Register 0x22 for detail.
														BUSY pad will output high during
														operation.
0	0	09	0	0	0	0	1	0	0	1	Write	Register f	or Initial	Write Register for Initial Code Setting
-	-	55	-	_		-		_				Setting	or mudi	Selection
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	-	- starig		A[7:0] ~ D[7:0]: Reserved
0	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	Bo				Details refer to Application Notes of Initia
0	1		C ₇	C_6	C ₅	C ₄	C ₃	C ₂	C 1	C ₀				Code Setting
0	1		D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀				
-							_							
0	0	0A	0	0	0	0	1	0	1	0		Register f Setting	for Initial	Read Register for Initial Code Setting

	IIIaII	d Tal	ле										
		Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description	
0	0	0C	0	0	0	0	1	1	0	0	Booster Soft start	Booster Enable w	vith Phase 1, Phase 2 and Phase 3
0	1		1	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	Control	for soft start curre	ent and duration setting.
0	1		1	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	Bo	1		t setting for Phase1
0	1		1	C ₆	C ₅	C ₄	C ₃	C ₂	C ₁	-	-	= 8Bh [B[7:0] -> Soft star	PORJ rt setting for Phase2
0	1		0	0	D ₅	D ₄	D ₃	D2	D ₁	-	-	= 9Ch	[POR]
Ŭ			Ū		20	04		02				C[7:0] -> Soft sta = 96h [rt setting for Phase3 POR]
												D[7:0] -> Duration	n setting
												= 0Fh [PORJ
												Bit Descript A[6:0] / B[6:	ion of each byte: 0] / C[6:0]:
												Bit[6:4]	Driving Strength Selection
												000	1(Weakest)
												001	2
												010	3
												011	4
												100	5
												101	6
												110	7
												111	8(Strongest)
												Bit[3:0]	Min Off Time Setting of GDR [Time unit]
												0000	
												0011	NA
												0100	2.6
												0101	3.2
												0110	3.9
												0111	4.6
												1000	5.4
												1001	6.3
												1010	7.3
												1011	8.4
												1100	9.8
												1101	11.5
												1110	13.8
												1111	16.5
												D[5:4]: dur D[3:2]: dur D[1:0]: dur	tion setting of phase ation setting of phase 3 ation setting of phase 2 ation setting of phase 1 Duration of Phase
												Bit[1:0]	[Approximation]
												00	10ms
												01	20ms
												10	30ms
												11	40ms
0	0	10	0	0	0	1	0	0	0	0	Deep Sleep mode	Deep Sleep m	ode Control:
0	1		0	0	0	0	0	0	A ₁	A ₀			scription
													mal Mode [POR]
													er Deep Sleep Mode 1
												11 Ent	er Deep Sleep Mode 2
													nand initiated, the chip will
												enter Deep Sle	eep Mode, BUSY pad will
												keep output hig	gh.
												Remark:	Sleep mode, User required
I	1												

0	0	11	0	0	0	1	0	0	0	1	Data Entry mode setting	Define data entry sequence
0	0 1	11	0	0	0	1 0	0	0 A2	0 A1	1 A ₀	Data Entry mode setting	Define data entry sequence A[2:0] = 011 [POR] A [1:0] = ID[1:0] Address automatic increment / decrement setting The setting of incrementing or decrementing of the address counter can be made independently in each upper and lower bit of the address. 00 –Y decrement, X decrement, 01 –Y decrement, X decrement, 10 –Y increment, X decrement, 11 –Y increment, X increment [POR] A[2] = AM Set the direction in which the address counter is updated automatically after data are written to the RAM. AM= 0, the address counter is updated in the X direction. [POR] AM = 1, the address counter is updated in the Y direction.
0	0	12	0	0	0	1	0	0	1	0	SW RESET	It resets the commands and parameters to their S/W Reset default values except R10h-Deep Sleep Mode During operation, BUSY pad will output high. Note: RAM are unaffected by this command.
0	0	14	0	0	0	1	0	1	0	0	HV Ready Detection	HV ready detection A[7:0] = 00h [POR] The command required CLKEN=1 and ANALOGEN=1. Refer to Register 0x22 for detail. After this command initiated, HV Ready detection starts. BUSY pad will output high during detection. The detection result can be read from the Status Bit Read (Command 0x2F).
0	1		0	A ₆	A ₅	A4	0	A ₂	A1	Ao		A[6:4]=n for cool down duration: 10ms x (n+1) A[2:0]=m for number of Cool Down Loop to detect. The max HV ready duration is 10ms x (n+1) x (m) HV ready detection will be trigger after each cool down time. The detection will be completed when HV is ready. For 1 shot HV ready detection, A[7:0] can be set as 00h.



0	0	15	0	0	0	1	0	1	0	1	VCI Detection	VCI Detection
0	1	10	0	0	0	0	0	A ₂	0 A1	A ₀		A[2:0] = 100 [POR] , Detect level at 2.3V
0	1		U	U	0	0	0	A ₂	A ₁	A ₀		A[2:0] : VCI level Detect
												A[2:0] VCI level
												011 2.2V
												100 2.3V
												101 2.4V
												110 2.5V
												111 2.6V
												Other NA
												The command required CLKEN=1 and ANALOGEN=1 Refer to Register 0x22 for detail. After this command initiated, VCI detection starts. BUSY pad will output high during detection. The detection result can be read from the Status Bit Read (Command 0x2F).
0	0	18	0	0	0	1	1	0	0	0	Temperature Sensor	Temperature Sensor Selection
0	1	10	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	0 A1	A ₀	Control	A[7:0] = 48h [POR], external temperatrure
U	4		~	71 6	A5	74	A3	A2	~1	10		sensor
												A[7:0] = 80h Internal temperature sensor
0	0	1.4	0	0	0	4	4	0	4	0	Tomporature Occess	Write to tompore turp
0	0	1A	0	0	0	1	1	0	1	0	Temperature Sensor Control (Write to	Write to temperature register. A[11:0] = 7FFh [POR]
0	1		A ₁₁	A ₁₀	A ₉	A ₈	A ₇	A ₆	A ₅	A ₄	temperature register)	
0	1		Аз	A ₂	A ₁	A ₀	0	0	0	0		
0	0	1B	0	0	0	1	1	0	1	1	Temperature Sensor	Read from temperature register.
1	1		A ₁₁	A ₁₀	A ₉	A ₈	A ₇	A ₆	A ₅	A ₄	Control (Read from	
1	1		A ₃	A ₂	A ₁	A	0	0	0	0	temperature register)	
0	0	1C	0	0	0	1	1	1	0	0	Temperature Sensor Control (Write Command	Write Command to External temperature sensor.
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	to External temperature	A[7:0] = 00h [POR],
0	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀	sensor)	B[7:0] = 00h [POR],
0	1		C ₇	C ₆	C ₅	C ₄	C ₃	C ₂	C ₁	C ₀		C[7:0] = 00h [POR],
												A[7:6]
												A[7:6] Select no of byte to be sent 00 Address + pointer
												01 Address + pointer + 1st parameter
												10 Address + pointer + 1st parameter + 2nd pointer
												11 Address
												A[5:0] – Pointer Setting
												B[7:0] – 1 st parameter
												C[7:0] – 2 nd parameter The command required CLKEN=1.
												Refer to Register 0x22 for detail.
												After this command initiated, Write Command to external temperature sensor
												starts. BUSY pad will output high during
												operation.
0	0	20	0	0	1	0	0	0	0	0	Master Activation	Activate Display Update Sequence
												The Display Update Sequence Option is
												located at R22h.
												BUSY pad will output high during
												operation. User should not interrupt this
												operation. User should not interrupt this operation to avoid corruption of panel images.

0	0	21	0	0	1	0	0	0	0	1	Display Update Control	RAM content option for Display	Update
0	1		A7	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	1	A[7:0] = 00h [POR]	Spaaro
0	1		B ₇	0	0	0	0	0	0	0		B[7:0] = 00h [POR] A[7:4] Red RAM option	
												0100 Bypass RAM con 1000 Inverse RAM con	tent as 0 tent
												A[3:0] BW RAM option	
												0000 Normal 0100 Bypass RAM con	tent as 0
												1000 Inverse RAM con	
												B[7] Source Output Mode 0 Available Source from So) to \$175
												1 Available Source from S	
0	0 1	22	0 A7	0 A ₆	1 A5	0 A4	0 A3	0 A2	1 A1	0 A ₀	Display Update Control 2	Display Update Sequence Optic Enable the stage for Master Act A[7:0]= FFh (POR)	on: tivation
												Operating sequence	Parameter (in Hex)
												Enable clock signal	80
												Disable clock signal	01
												Enable clock signal → Enable Analog	C0
												Disable Analog	03
												Disable clock signal Enable clock signal Local LIT with DISELAX Made 1	91
												 → Load LUT with DISPLAY Mode 1 → Disable clock signal Enable clock signal → Load LUT with DISPLAY Mode 2 	99
												 → Disable clock signal 	
												Enable clock signal → Load temperature value → Load LUT with DISPLAY Mode 1 → Disable clock signal	B1
												Enable clock signal → Load temperature value → Load LUT with DISPLAY Mode 2 → Disable clock signal	В9
												Enable clock signal → Enable Analog → Display with DISPLAY Mode 1 → Disable Analog → Disable OSC	C7
												Enable clock signal → Enable Analog → Display with DISPLAY Mode 2 → Disable Analog → Disable OSC	CF
												Enable clock signal → Enable Analog → Load temperature value → DISPLAY with DISPLAY Mode 1 → Disable Analog → Disable OSC	F7
												Enable clock signal → Enable Analog → Load temperature value → DISPLAY with DISPLAY Mode 2 → Disable Analog → Disable OSC	FF
0	0	24	0	0	1	0	0	1	0	0	Write RAM (Black White) / RAM 0x24	After this command, data entrie written into the BW RAM until a command is written. Address po advance accordingly	nother
												For Write pixel: Content of Write RAM(BW) = For Black pixel: Content of Write RAM(BW) =	

Com	man	d Ta	ble									
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	26	0	0	1	0	0	1	1	0	Write RAM (RED) / RAM 0x26	After this command, data entries will be written into the RED RAM until another command is written. Address pointers will advance accordingly. For Red pixel:
												Content of Write RAM(RED) = 1 For non-Red pixel [Black or White]: Content of Write RAM(RED) = 0
0	0	27	0	0	1	0	0	1	1	1	Read RAM	After this command, data read on the MCU bus will fetch data from RAM. According to parameter of Register 41h to select reading RAM0x24/ RAM0x26, until another command is written. Address pointers will advance accordingly.
												The 1 st byte of data read is dummy data.
0	0	28	0	0	1	0	1	0	0	0	VCOM Sense	Enter VCOM sensing conditions and hold for duration defined in 29h before reading VCOM value. The sensed VCOM voltage is stored in register The command required CLKEN=1 and ANALOGEN=1
												Refer to Register 0x22 for detail. BUSY pad will output high during operation.
	0	20	0	0	4	0	4	0	0	1	VCOM Sense Duration	
0	0	29	0	0	1	0	1 A ₃	0 A2	0 A1	A ₀		Stabling time between entering VCOM sensing mode and reading acquired. A[3:0] = 9h, duration = 10s. VCOM sense duration = (A[3:0]+1) sec
0	0	2A	0	0	1	0	1	0	1	0	Program VCOM OTP	Program VCOM register into OTP
												The command required CLKEN=1. Refer to Register 0x22 for detail.
												BUSY pad will output high during operation.
0	0	2B	0	0	1	0	1	0	1	1	Write Register for VCOM	This command is used to reduce glitch
0	1		0	0	0	0	0	1	0	0	Control	when ACVCOM toggle. Two data bytes D04h and D63h should be set for this
0	1		0	1	1	0	0	0	1	1		command.
												L

Com	man	d Ta	ble												
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Descrip	tion		
0	0 1	2C	0 A7	0 A6	1 A5	0 A4	1 A3	1 A2	0 A1	0 A0	Write VCOM register		COM registe 00h [POR]		ICU interface
						14		2		1.0					
												A[7:0]	VCOM	A[7:0]	VCOM
												08h	-0.2	44h	-1.7
												0Ch	-0.3	48h	-1.8
												10h	-0.4	4Ch	-1.9
												14h	-0.5	50h	-2
												18h	-0.6	54h	-2.1
												1Ch	-0.7	58h	-2.2
												20h 24h	-0.8 -0.9	5Ch 60h	-2.3
												2411 28h	-0.9	64h	-2.4
												20h	-1.1	68h	-2.6
												30h	-1.2	6Ch	-2.7
												34h	-1.3	70h	-2.8
												38h	-1.4	74h	-2.9
												3Ch	-1.5	78h	-3
												40h	-1.6	Other	NA
0	0	2D	0	0	1	0	1	1	0	1	OTP Register Read for Display Option	Read R	Register for	Display	Option:
1	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		A[7·0]·	VCOM OT	P Selecti	on
1	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	Bo			and 0x37,		
1	1		C ₇	C ₆	C ₅	C ₄	C ₃	C ₂	C ₁	C ₀					
1	1		D7	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	Do			VCOM Reg		
1	1		E7	E ₆	E ₅	E ₄	E ₃	E ₂	E1	Eo		(Comm	and 0x2C)		
1	1		F ₇	F ₆	F ₅	F ₄	F ₃	F ₂	F ₁	Fo		C[7:0]~	G[7:0]: Dis	play Mod	le
1	1		G ₇	G ₆	G ₅	G ₄	G ₃	G ₂	G ₁	Go			and 0x37,		
1	1		H ₇	H ₆	H ₅	H ₄	H ₃	H ₂	H ₁	Ho		[5 byte			
1	1	_	17	I ₆	15	4	13	12	1	lo					
1	1		J ₇	J ₆	J ₅	J ₄	J ₃	J ₂	J ₁	Jo			·K[7:0]: Wa and 0x37,		
1	1		K7	K ₆	K ₅	K ₄	K ₃	K ₂	K ₁	K₀		[4 byte:		byte G to	D Dyte J)
0	0	2E	0	0	1	0	1	1	1	0	User ID Read) Byte User		
1	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	Ao				rID (R38,	Byte A and
1	1		B ₇	Be	B5	B ₄	B ₃	B ₂	B1	Bo		Byte J)	[10 bytes]		
1	1		C ₇	C ₆	C ₅	C ₄	C ₃	C ₂	C ₁	C ₀					
1	1	-	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	Do					
1	1		E7	E ₆	E ₅	E ₄	E ₃	E ₂	E ₁	E ₀	-				
1	1		E7 F7	E6 F6	E5 F5	F ₄	E3 F3	E2 F2	⊑1 F1	F ₀					
-			-	-			-	_							
1	1		G ₇	G ₆	G ₅	G ₄	G ₃	G ₂	G ₁	G ₀					
1	1		H ₇	H ₆	H ₅	H ₄	H ₃	H ₂	H ₁	H ₀					
1	1		17	6	15	4	13	12	1	lo					
1	1		J ₇	J_6	J 5	J ₄	J ₃	J_2	J ₁	Jo					
0	0	2F	0	0	1	0	1	1	1	1	Status Bit Read		status Bit [
1	1		0	0	A ₅	A ₄	0	0	A ₁	A ₀		A[5]: HV	Ready Def		g [POR=0]
												0: Ready			
												1: Not R	eady I Detection	flag (PO	R=01
												0: Norma		nag [i O	1(-0]
												1: VCI lo	wer than th	ne Detect	level
												A[3]: [PC			
													sy flag [POI	K=0]	
												0: Norma			
													hip ID [PO	R=01]	
												Remark:			
		I	I									ALEI and	ALA1 at-t-	are not	volid offer
													A[4] status		
												RESET,	A[4] status they need d 0x14 and	to be initi	ated by



0	0	30	0	0	1	1	0	0	0	0	Program WS OTP	Program OTP of Waveform Setting The contents should be written into RAM before sending this command. The command required CLKEN=1. Refer to Register 0x22 for detail. BUSY pad will output high during operation.
												The command required CLKEN=1. Refer to Register 0x22 for detail. BUSY pad will output high during operation.
0	0	32	0	0	1	1	0	0	1	0	Write LUT register	Write LUT register from MCU interface
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		[153 bytes], which contains the content of
0	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	Bo		VS[nX-LUTm], TP[nX], RP[n], SR[nXY], FR[n] and XON[nXY]
0	1		:	:	1	:	:	:	:	:		Refer to Session 6.7 WAVEFORM
0	1		•		•	•	•	•	÷			SETTING
0	0	34	0	0	1	1	0	1	0	0	CRC calculation	CRC calculation command For details, please refer to SSD1680 application note.
									e y			BUSY pad will output high during operation.
0	0	35	0	0	1	1	0	1	0	1	CRC Status Read	CRC Status Read
1	1		A ₁₅	A ₁₄	A ₁₃	A ₁₂	A ₁₁	A ₁₀	A ₉	A ₈		A[15:0] is the CRC read out value
1	1		A ₇	A ₆	A ₅	A 4	A ₃	A ₂	A ₁	A ₀		
0	0	36	0	0	1	1	0	1	1	0	Program OTP selection	Program OTP Selection according to the OTP Selection Control [R37h and R38h]
												The command required CLKEN=1. Refer to Register 0x22 for detail. BUSY pad will output high during operation.
0	0	37	0	0	1	1	0	1	1	1	Write Register for Display	Write Register for Display Option
0	1		A ₇	0	0	0	0	0	0	0	Option	A[7] Spare VCOM OTP selection
0	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	Bo		0: Default [POR] 1: Spare
0	1		C ₇			C ₄	C ₃	C ₂				B[7:0] Display Mode for WS[7:0]
0	1		D ₇ E ₇	D ₆ E ₆	D₅ E₅	D ₄ E ₄	D ₃ E ₃	D ₂ E ₂	D ₁ E ₁	D₀ E₀		C[7:0] Display Mode for WS[15:8]
0	1		0	L6 F6	0	0	L3 F3	F ₂	E1 F1	F ₀		D[7:0] Display Mode for WS[23:16] E[7:0] Display Mode for WS[31:24]
0	1		G ₇	G ₆	G ₅	G ₄	G ₃	G ₂	G ₁	Go		F[3:0 Display Mode for WS[35:32]
0	1		H ₇	H ₆	H ₅	H ₄	H ₃	H ₂	H ₁	Ho		0: Display Mode 1 1: Display Mode 2
0	1		17	I 6	15	l4	13	12	l ₁	lo		
0	1		J7	J ₆	J5	J4	J ₃	J ₂	J1	Jo		F[6]: PingPong for Display Mode 2 0: RAM Ping-Pong disable [POR] 1: RAM Ping-Pong enable
												G[7:0]~J[7:0] module ID /waveform version.
												Remarks: 1) A[7:0]~J[7:0] can be stored in OTP 2) RAM Ping-Pong function is not support for Display Mode 1

0	0	38	0	0	1	1	1	0	0	0	Write Desister for Lleer ID	Write Degister for Lleer ID
0	0	30	0 A7	A ₆	A ₅	A ₄	A ₃	A ₂	0 A1	0 A ₀	while Register for User ID	Write Register for User ID A[7:0]]~J[7:0]: UserID [10 bytes]
0	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	Bo		Remarks: A[7:0]~J[7:0] can be stored in
0	1		C ₇	C ₆	C ₅	C ₄	C ₃	C ₂	C_1	C ₀		OTP
0	1		D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀		
0	1		E ₇	E ₆	E ₅	E4	E ₃	E ₂	E ₁	E ₀		
0	1		F ₇ G ₇	F ₆ G ₆	F₅ G₅	F ₄ G ₄	F₃ G₃	F ₂ G ₂	F ₁ G ₁	F₀ G₀		
0	1		H7	H ₆	H ₅	H ₄	H ₃	H ₂	H ₁	H ₀		
0	1	-	17	16	15	4	13	12	11	lo		
0	1		J ₇	J ₆	J ₅	J ₄	J ₃	J ₂	J ₁	Jo		
0	0	39	0	0	0	1 0	1 0	0	0 A1	1 A ₀	OTP program mode	OTP program mode A[1:0] = 00: Normal Mode [POR] A[1:0] = 11: Internal generated OTP programming voltage
												Remark: User is required to EXACTLY follow the reference code sequences
0	0	3C	0	0	1	1	1	1	0	0	Border Waveform Control	Select border waveform for VBD
0	1		A ₇	A ₆	A ₅	A ₄	0	A ₂	A ₁	A ₀		A[7:0] = C0h [POR], set VBD as HIZ.
												A [7:6] :Select VBD option A[7:6] Select VBD as
												00 GS Transition,
												Defined in A[2] and
												A[1:0] 01 Fix Level.
												Defined in A[5:4]
												10 VCOM
												11[POR] HiZ
												A [5:4] Fix Level Setting for VBD
												A[5:4] VBD level
												00 VSS
												01 VSH1 10 VSL
												11 VSH2
												A[2] GS Transition control A[2] GS Transition control
												0 Follow LUT
												(Output VCOM @ RED)
												1 Follow LUT
												A [1:0] GS Transition setting for VBD
												A[1:0] VBD Transition
												00 LUT0
												01 LUT1 10 LUT2
												11 LUT3
		·										
0	0	3F	0	0	1	1	1	1	1	1	End Option (EOPT)	Option for LUT end
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		A[7:0]= 02h [POR] 22h Normal.
												07h Source output level keep
										8		previous output before power off
0	0	44	0	4	0	0	0	0	0	4	Deed DAM Onting	Deed DAM Option
0	0	41	0	1	0	0	0	0	0	1	Read RAM Option	Read RAM Option A[0]= 0 [POR]
0	1		0	0	0	0	0	0	0	Ao		0 : Read RAM corresponding to RAM0x24 1 : Read RAM corresponding to RAM0x26
0	0	44	0	1	0	0	0	1	0	0	Set RAM X - address	Specify the start/end positions of the
0	1		0	0	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	Start / End position	window address in the X direction by an
0	1		0	0	B ₅	B ₄	B ₃	B ₂	B ₁	Bo		address unit for RAM
				-					2,			A[5:0]: XSA[5:0], XStart, POR = 00h B[5:0]: XEA[5:0], XEnd, POR = 15h

	0	45	0	1	0	0	0	1	0	1	Set Ram Y- address	Specify th	e start/en	d position	s of the
0	1		A7	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	Start / End position	window ad	ddress in t	he Y direc	ction by an
0	1		0	0	0	0	0	0	0	A ₈	1	address u	nit for RA	M	
0	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	Bo	1	A[8:0]: YS	A[8:0], YS	Start, POR	R = 000h
0	1		0	0	0	0	0	0	0	Bs	1	B[8:0]: YE			
0 0	0 1	46	0 A7	1 A ₆	0 A5	0 A4	0	1 A2	1 A1	0 A ₀	Auto Write RED RAM for Regular Pattern	Auto Write A[7:0] = 0		M for Reg	ular Patteri
												A[7]: The A[6:4]: Ste Step of alt to Gate	ep Height,	POR= 00	
												A[6:4]	Height	A[6:4]	Height
												000	8	100	128
												001	16	101	256
												010	32	110	296
												011	64	111	NA
												A[2:0]: Ste Step of alt to Source) on accordin
												A[2:0]	Width	A[2:0]	Width
												000	8	100	128
												001	16	101	176
												010	32	110	NA
												011	64	111	NA
2			~									BUSY pactors operation.		ut high du	ring
0	0 1	47	0 A7	1 A ₆	0 A5	0 A4	0	1 A2	1 A1	1 A ₀	Auto Write B/W RAM for Regular Pattern	Auto Write A[7:0] = 0		V for Reg	ular Pattern
												A[7]: The A[6:4]: Ste Step of alt to Gate	ep Height,	POR= 00	
												A[6:4]	Height	A[6:4]	Height
												000	8	100	128
												001	16	101	256
												010	32	110	296
												011	64	111	NA
												A[2:0]: Ste Step of alt to Source A[2:0] 000 001 010 011	ter RAM ir) on accordin Width 128 176 NA NA
0		45	0	1			1	1	1		Set DAM V address	high.			
0	0	4E	0	1	0	0	1	1	1	0	Set RAM X address counter	Make initia address in			
0	1		0	0	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		A[5:0]: 00			
0	0	4F	0	1	0	0	1	1	1	1	Set RAM Y address	Make initia	al settings	for the R	AM Y
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A1	A ₀	counter	address ir	h the addr	ess counte	
0	1		0	0	0	0	0	0	0	A		A[8:0]: 00			-
~			v		_ v		_ v	, v		1 10		1			
0	0	7F	0	1	1	1	1	1	1	1	NOP		nave any e	effect on t	ommand; it he display



8.Optical Specifications

Measurements are made with that the illumination is under an angle of 45 degree, the detection is perpendicular unless otherwise specified

Symbol	Parameter	Conditions	Min	Тур.	Max	Units	Notes
R	White Reflectivity	White	30	35	-	%	8-1
CR	Contrast Ratio	Indoor	8:1		-		8-2
GN	2Grey Level	-		DS+(WS-DS)*n(m-1)			8-3
T update	Image update time	at 25 °C		14	-	sec	
Life		Topr		1000000times or 5years			

Notes:

8-1. Luminance meter: Eye-One Pro Spectrophotometer.

8-2. CR=Surface Reflectance with all white pixel/Surface Reflectance with all black pixels.

8-3 WS: White state, DS: Dark state

9. Handling, Safety and Environment Requirements

	Warning					
The display glass may break when it is dropped or bumped on a hard surface. Handle with care. Should the display break, do not touch the electrophoretic material. In case of contact with electrophoretic material, wash with water and soap.						
	Caution					
The display module should not be exposed to harmful gases, such as acid and alkali gases, which corrode electronic components. Disassembling the display module.						
Disassembling the display module can cause permanent damage and invalidates the warranty agreements.						
Observe general precautions that are common to handling delicate electronic components. The glass can break and front surfaces can easily be damaged. Moreover the display is sensitive to static electricity and other rough environmental conditions.						
	Data sheet status					
Product specification	This data sheet contains final product specifications.					
	Limiting values					
Limiting values given are in acc (IEC	cordance with the Absolute Maximum Rating System					
134).Stress above one or more	of the limiting values may cause permanent damage					
	ratings only and operation of the device at these or at					
-	se given in the Characteristics sections of the					
affect device reliability.	osure to limiting values for extended periods may					

Application information

Where application information is given, it is advisory and does not form part of the specification.



10.Reliability test

NO	Test items	Test condition
1	Low-Temperature Storage	T = -25°C, 240 h Test in white pattern
2	High-Temperature Storage	T=70° C, RH=40%, 240h Test in white pattern
3	High-Temperature Operation	T=40°C, RH=35%, 240h
4	Low-Temperature Operation	0°C, 240h
5	High-Temperature, High-Humidity Operation	T=40°C, RH=80%, 240h
6	High Temperature, High Humidity Storage	T=50° C, RH=80%, 240h Test in white pattern
7	Temperature Cycle	1 cycle:[-25° C 30min]→[+70 ° C 30 min] : 50 cycles Test in white pattern
8	UV exposure Resistance	765W/m ² for 168hrs,40 °C Test in white pattern
9	ESD Gun	Air+/-15KV;Contact+/-8KV (Test finished product shell, not display only) Air+/-8KV;Contact+/-6KV (Naked EPD display, no including IC and FPC area) Air+/-4KV;Contact+/-2KV (Naked EPD display, including IC and FPC area)

Note:

Put in normal temperature for 1hour after test finished, display performance is ok.



11. Block Diagram





12. Reference Circuit



13. Matched Development Kit

Our Development Kit designed for SPI E-paper Display aims to help users to learn how to use E-paper Display more easily. It can refresh blackwhite E-paper Display and three-color (black, white and red/Yellow) Winstar Display 's E-paper Display. And it is also added the functions of USB serial port, Raspberry Pi and LED indicator light ect.

DESPI Development Kit consists of the development board and the pinboard.

14. Typical Operating Sequence 14.1 Normal Operation Flow

WINSTAR

	1. Power On
•	Supply VCI
•	Wait 10ms
	2. Set Initial Configuration
•	Define SPI interface to communicate with MCU
•	HW Reset
•	SW Reset by Command 0x12
•	Wait 10ms
	3. Send Initialization Code
•	Set gate driver output by Command 0x01
•	Set display RAM size by Command 0x11, 0x44, 0x45
•	Set panel border by Command 0x3C
	4. Load Waveform LUT
•	Sense temperature by int/ext TS by Command 0x18
•	Load waveform LUT from OTP by Command 0x22,
	0x20 or by MCU
•	Wait BUSY Low
	\checkmark
	5. Write Image and Drive Display Panel
•	Write image data in RAM by Command 0x4E, 0x4F,
	0x24, 0x26
•	Set softstart setting by Command 0x0C
•	Drive display panel by Command 0x22, 0x20
	Wait BUSY Low
•	I I
•	v
•	6. Power Off
•	6. Power Off Deep sleep by Command 0x10

ACTION	VALUE/DATA	COMMENT		
	POWER ON	1		
delay	10ms			
PIN CONFIG				
RESE#	low	Hardware reset		
delay	200us			
RESE#	high			
delay	200us			
Read busy pin		Wait for busy low		
Command 0x12		Software reset		
Read busy pin		Wait for busy low		
Command 0x01	Data 0xF9 0x00 0x00	Set display size and driver output control		
Command 0x11	Data 0x01	Ram data entry mode		
Command 0x44	Data 0x01 0x10	Set Ram X address		
Command 0x45	Data 0xF9 0x00 0x00 0x00	Set Ram Y address		
Command 0x3C	Data 0xC0	Set border		
	SET VOLTAGE AND	LOAD LUT		
Command 0x2C	Data 0x70	Set VCOM value		
Command 0x03	Data 0x17	Gate voltage setting		
Command 0x04	Data 0x41 0x00 0x32	Source voltage setting		
Command 0x32	Write 224bytes LUT	Load LUT		
	LOAD IMAGE AND	UPDATE		
Command 0x4E	Data 0x01	Set Ram X address counter		
Command 0x4F	Data 0xF9 0x00	Set Ram Y address counter		
Command 0x24	4000bytes	Load image (128/8*250)(BW)		
Command 0x22	Data 0XC7	Image update		
Command 0x4E	Data 0x01	Set Ram X address counter		
Command 0x4F	Data 0xF9 0x00	Set Ram Y address counter		
Command 0x26	4000bytes	Load image (128/8*250)(R)		
Command 0x22	Data 0XC7	Image update		
Command 0x20				
Read busy pin				
Command 0x10	Data 0X01	Enter deep sleep mode		
	POWER OF	F		

14.2 Normal Operation Reference Program Code

15. Inspection condition 15. 1 Environment

Temperature: 25±3℃ Humidity: 55±10%RH

15. 2 Illuminance

Brightness:1200~1500LUX; distance:20-30CM; Angle:Relate 30°surround.

15.3 Inspection method



15. 4 Display area



15.5 Inspection standard

15.5.1 Electric inspection standard

NO.	Item	Standard	Defect level	Method	Scope
1	Display	Display complete Display uniform	MA		
2	Black/White spots	$D \le 0.25 \text{mm}$, Allowed $0.25 \text{mm} < D \le 0.4 \text{mm} \cdot N \le 3$, and $D = 0.4 \text{mm} \cdot N \le 3$,	MI	Visual inspection	
3	Black/White spots (No switch)	L \leq 0.6mm, W \leq 0.2mm, N \leq 1 L \leq 2.0mm,W $>$ 0.2mm, Not Allow L $>$ 0.6mm, Not Allow		Visual/ Inspection card	Zone A
4	Ghost image	Allowed in switching process	MI	Visual inspection	
5	Flash spots/ Larger FPL size	Flash spots in switching, Allowed FPL size larger than viewing area, Allowed	MI	Visual/ Inspection card	Zone A Zone B
6	Display wrong/Missing	All appointed displays are showed correct	MA	Visual inspection	Zone A
7	Short circuit/ Circuit break/ Display abnormal	Not Allow			

15.5.2 Appearance	e inspection	standard
-------------------	--------------	----------

NO.	Item	Standard	Defect level	Method	Scope
1	B/W spots /Bubble/ Foreign bodies/ Dents	$L \rightarrow U$ $D = (L + W)/2$ $D \le 0.25 \text{ mm}, \text{ Allowed}$ $0.25 \text{ mm} < D \le 0.4 \text{ mm}, \text{ N} \le 3$ $D > 0.4 \text{ mm}, \text{ Not Allow}$	MI	Visual inspection	Zone A
2	Glass crack	Not Allow	MA	Visual	Zone A Zone B
3	Dirty	Allowed if can be removed	MI	/ Microscope	Zone A Zone B
4	Chips/Scratch/ Edge crown	x X \leq 3mm, Y \leq 0.5mmAnd without affecting the electrode is permissible y 2mm \leq X or 2mm \leq Y Not Allow \leq 2mm \leq 1mm, L \leq 5mm, No harm to the electrodes and N \leq 2 allow	MI	Visual / Microscope	Zone A Zone B
5	TFT Cracks	Not Allow	МА	Visual / Microscope	Zone A Zone B
6	Dirty/ foreign body	Allowed if can be removed/ allow	MI	Visual / Microscope	Zone A / Zone B
7	FPC broken/ Goldfingers xidation/ scratch	Not Allow	МА	Visual / Microscope	Zone B

8	TFT edge bulge /TFT chromatic aberration	TFT edge bulge: $X \leq 3mm$, $Y \leq 0.3mm$ Allowed TFT chromatic aberration :Allowed	MI	Visual / Microscope	Zone A Zone B
9	PCB damaged/ Poor welding/ Curl	PCB (Circuit area) damaged Not Allow PCB Poor welding Not Allow PCB Curl≤1%			
10	Edge glue height/ Edge glue bubble	Edge Adhesives H \leq PS surface (Including protect film) Edge adhesives seep in \leq 1/2 Margin width Length excluding Edge adhesives bubble: bubble Width \leq 1/2 Margin width; Length \leq 0.5mm $_{\circ}$ n \leq 5	MI	Visual / Ruler	Zone B
11	Protect film	Surface scratch but not effect protect function, Allowed		Visual Inspection	
12	Silicon glue	Thickness \leq PS surface(With protect film): Full cover the IC; Shape: The width on the FPC \leq 0.5mm (Front) The width on the FPC \leq 1.0mm (Back) smooth surface,No obvious raised.	MI	Visual Inspection	
13	Warp degree (TFT substrate)	t≤2.0mm	MI	Ruler	
14	Color difference in COM area (Silver point area)	Allowed		Visual Inspection	



16.Packaging

17. Precautions

- (1) Do not apply pressure to the EPD panel in order to prevent damaging it.
- (2) Do not connect or disconnect the interface connector while the EPD panel is in operation.
- (3) Do not touch IC bonding area. It may scratch TFT lead or damage IC function.
- (4) Please be mindful of moisture to avoid its penetration into the EPD panel, which may cause damage during operation.
- (5) If the EPD Panel / Module is not refreshed every 24 hours, a phenomena known as "Ghosting" or "Image Sticking" may occur. It is recommended to refreshed the ESL /EPD Tag every 24 hours in use case. It is recommended that customer ships or stores the ESL / EPD Tag with a completely white image to avoid this issue
- (6) High temperature, high humidity, sunlight or fluorescent light may degrade the EPD panel's performance. Please do not expose the unprotected EPD panel to high temperature, high humidity, sunlight, or fluorescent for long periods of time.