

8-Pin Flash-Based, 8-Bit CMOS Microcontrollers

High-Performance RISC CPU:

- Only 35 Instructions to Learn:
 - All single-cycle instructions except branches
- Operating Speed:
 - DC 20 MHz clock input
 - DC 200 ns instruction cycle
- 1024 x 14 On-chip Flash Program Memory
- Self Read/Write Program Memory
- 64 x 8 General Purpose Registers (SRAM)
- Interrupt Capability
- 8-Level Deep Hardware Stack
- Direct, Indirect and Relative Addressing modes

Microcontroller Features:

- Precision Internal Oscillator:
 - Factory calibrated to ±1%, typical
 - Software selectable frequency:
 - 8 MHz, 4 MHz, 1 MHz or 31 kHz - Software tunable
- Power-Saving Sleep mode
- Voltage Range (PIC12F752):
 - 2.0V to 5.5V
- Shunt Voltage Regulator (PIC12HV752)
 - 2.0V to user defined
 - 5-volt regulation
- 1 mA to 50 mA shunt range
- · Multiplexed Master Clear with Pull-up/Input Pin
- Interrupt-on-Change Pins
- · Individually Programmable Weak Pull-ups
- Power-on Reset (POR)
- Power-up Timer (PWRT)
- Brown-out Reset (BOR)
- Watchdog Timer (WDT) with Internal Oscillator for Reliable Operation
- · Industrial and Extended Temperature Range
- High Endurance Flash:
 - 100,000 write Flash endurance
 - Flash retention: >40 years
- · Programmable Code Protection
- In-Circuit Debug (ICD) via Two Pins
- In-Circuit Serial Programming™ (ICSP™) via Two Pins

Low-Power Features:

- · Standby Current:
- 50 nA @ 2.0V, typical
- Operating Current:
- 11 uA @ 32 kHz, 2.0V, typical
- 260 uA @ 4 MHz, 2.0V, typical
- Watchdog Timer Current:
- <1 uA @ 2.0V, typical

Peripheral Features:

- · Five I/O Pins and One Input-only Pin
- High Current Source/Sink:
 - 50 mA I/O, (2 pins)
 - 25 mA I/O, (3 pins)
- Two High-Speed Analog Comparator modules:
 - 40 ns response time
 - Fixed Voltage Reference (FVR)
 - Programmable on-chip voltage reference via integrated 5-bit DAC
 - Internal/external inputs and outputs (selectable)
 - Built-in Hysteresis (software selectable)
- A/D Converter:
 - 10-bit resolution
 - Four external channels
 - Two internal reference voltage channels
- Dual Range Digital-to-Analog Converter (DAC):
 - 5-bit resolution
 - Full Range or Limited Range output
 - 4 mV steps @ 2.0V (Limited Range)
 - 65 mV steps @ 2.0V (Full Range)
- Fixed Voltage Reference (FVR), 1.2V reference
- Capture, Compare, PWM (CCP) module:
 - 16-bit Capture, max. resolution = 12.5 ns
 - Compare, max. resolution = 200 ns
 - 10-bit PWM, max. frequency = 20 kHz
- Timer0: 8-Bit Timer/Counter with 8-Bit Prescaler
- Enhanced Timer1:
 - 16-bit Timer/Counter with Prescaler
 - External Timer1 Gate (count enable)
 - Four Selectable Clock sources
- Timer2: 8-Bit Timer/Counter with Prescaler:
 8-bit Period Register and Postscaler
- Hardware Limit Timer (HLT):
 - 8-bit Timer with Prescaler
 - 8-bit period register and postscaler
 - Asynchronous H/W Reset sources
- Complementary Output Generator (COG):
 - Complementary Waveforms from selectable sources
 - Two I/O (50 mA) for direct MOSFET drive
 - Rising and/or Falling edge dead-band control
 - Phase control, Blanking control
 - Auto-shutdown

TABLE 1: PIC12F752/HV752 FEATURE SUMMARY

Device	Flash Program Memory (User) (words)	Self Read/Write Flash Memory	SRAM (bytes)	s0/I	10-bit A/D (ch)	Comparators	Timers 8/16-bit	ССР	Complementary Output Generator (COG)	Shunt Regulator
PIC12F752	1024	Y	64	6	4	2	3/1	1	Y	N
PIC12HV752	1024	Y	64	6	4	2	3/1	1	Y	Y

FIGURE 1: 8-PIN DIAGRAM FOR PIC12F752/HV752




TABLE	2:	PIC	12F752/H	V752 PI	N SUM	MARY (I	PDIP, S	OIC, DFN)		
O/I	Pin	ADC	Comparators	Timers	сср	Interrupts	Pull-up	Complementary Output Generator (COG)	Voltage Reference	Basic
RA0 ⁽⁴⁾	7	AN0	C1IN0+ C2IN0+			IOC	Y	COG10UT1	DACOUT REFOUT	ICSPDAT
RA1	6	AN1	C1IN0- C2IN0-	_	—	IOC	Y	—	VREF+	ICSPCLK
RA2 ⁽⁴⁾	5	AN2	C1OUT C2OUT	TOCKI	CCP1	IOC INT	Y	COG1OUT0		—
RA3 ⁽¹⁾	4			T1G ⁽²⁾		IOC	Y ⁽³⁾	COG1FLT ⁽²⁾		MCLR/VPP
RA4	3	AN3	C1IN1-	T1G		IOC	Y	COG1FLT COG1OUT1 ⁽²⁾	—	CLKOUT
RA5	2	—	C2IN1-	T1CKI	—	IOC	Y	COG1OUT0 ⁽²⁾	_	CLKIN
	1	—	_	_	_	_	_	_	_	Vdd
—	8	—			—	—	—		_	Vss
NI.4. 4										

Note 1: Input only.

2: Alternate pin function via the APFCON register.

3: RA3 pull-up is enabled when pin is configured as MCLR in Configuration Word.

4: The port pins for the primary COG1OUTx pins have High Power (HP) output drivers.

Table of Contents

1.0	Device Overview	5
2.0	Memory Organization	
3.0	Flash Program Memory Self Read/Self Write Control	
4.0	Oscillator Module	
5.0	I/O Ports	37
6.0	Timer0 Module	47
7.0	Timer1 Module with Gate Control	50
8.0	Timer2 Module	61
9.0	Hardware Limit Timer (HLT) Module	63
10.0	Capture/Compare/PWM Modules	67
11.0	Complementary Output Generator (COG) Module	74
12.0	Analog-to-Digital Converter (ADC) Module	89
13.0	Fixed Voltage Reference (FVR)	100
14.0	Digital-to-Analog Converter (DAC) Module	102
15.0	Comparator Module	
16.0	Instruction Set Summary	116
17.0	Special Features of the CPU	125
18.0	Shunt Regulator (PIC12HV752 Only)	145
19.0	Development Support	146
20.0	Electrical Specifications	150
21.0	DC and AC Characteristics Graphs and Charts	172
22.0	Packaging Information	196
The N	/icrochip Web Site	206
Custo	omer Change Notification Service	206
Custo	mer Support	206
Produ	Ict Identification System	207

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@microchip.com. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS3000000A is version A of document DS30000000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

Microchip's Worldwide Web site; http://www.microchip.com

• Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

Block Diagrams and pinout descriptions of the devices

are in Figure 1-1 and Table 1-1.

1.0 DEVICE OVERVIEW

The PIC12F752/HV752 devices are covered by this data sheet. They are available in 8-pin PDIP, SOIC and DFN packages.






TABLE 1-1: PIC12F752/HV752 PINOUT DESCRIPTION

TABLE 1-1: PIC12F	/ 52/11 / 52		DLOO	
Name	Function	Input Type	Output Type	Description
RA0/COG1OUT1 ⁽²⁾ /C1IN0+/	RA0	TTL	HP	General purpose I/O with IOC and WPU.
C2IN0+/AN0/DACOUT/	COG10UT1	—	HP	COG output channel 1.
REFOUT/ ICSPDAT	C1IN0+	AN	-	Comparator C1 positive input.
	C2IN0+	AN	_	Comparator C2 positive input.
	AN0	AN	_	A/D Channel 0 input.
	DACOUT	_	AN	DAC unbuffered Voltage Reference output.
	REFOUT	—	AN	DAC/FVR buffered Voltage Reference output.
	ICSPDAT	ST	HP	Serial Programming Data I/O.
RA1/C1IN0-/C2IN0-/AN1/	RA1	TTL	CMOS	General purpose I/O with IOC and WPU.
VREF+/ICSPCLK	C1IN0-	AN	_	Comparator C1 negative input.
	C2IN0-	AN		Comparator C2 negative input.
	AN1	AN		A/D Channel 1 input.
	VREF+	AN		A/D Positive Voltage Reference input.
	ICSPCLK	ST		Serial Programming Clock.
RA2/INT/CCP1/C2OUT/	RA2	ST	HP	General purpose I/O with IOC and WPU.
C1OUT/T0CKI/ COG1OUT0 ⁽²⁾ /AN2	INT	ST		External interrupt.
COG10010-7/ANZ	CCP1	ST	HP	Capture/Compare/PWM 1.
	C2OUT	_	HP	Comparator C2 output.
	C10UT	—	HP	Comparator C1 output.
	T0CKI	ST		Timer0 clock input.
	COG1OUT0	_	HP	COG output channel 0.
	AN2	AN		A/D Channel 2 input.
RA3 ⁽¹⁾ /T1G ⁽³⁾ /COG1FLT ⁽³⁾ /	RA3	TTL	_	General purpose I/O with IOC and WPU.
VPP/MCLR ⁽⁴⁾	T1G	ST	_	Timer1 Gate input.
	COG1FLT	ST	_	COG auto-shutdown fault input.
	Vpp	HV	_	Programming voltage.
	MCLR	ST		Master Clear w/internal pull-up.
RA4/T1G ⁽²⁾ /COG10UT1 ⁽³⁾ /	RA4	TTL	CMOS	General purpose I/O with IOC and WPU.
COG1FLT ⁽²⁾ /C1IN1-/AN3/	T1G	ST	-	Timer1 Gate input.
CLKOUT	COG10UT1	—	CMOS	COG output channel 1
	COG1FLT	ST	_	COG auto-shutdown fault input.
	C1IN1-	AN	_	Comparator C1 negative input.
	AN3	AN	_	A/D Channel 3 input.
	CLKOUT	_	CMOS	Fosc/4 output.
RA5/T1CKI/COG1OUT0 ⁽³⁾ /	RA5	TTL	CMOS	General purpose I/O with IOC and WPU.
C2IN1-/CLKIN	T1CKI	ST	_	Timer1 clock input.
	COG1OUT0	_	CMOS	COG output channel 0.
	C2IN1-	AN	_	Comparator C2 negative input.
	CLKIN	ST	_	External Clock input (EC mode).
Vdd	VDD	Power	_	Positive supply.
Vss	Vss	Power	_	Ground reference.
Legend: AN = Analog input				

Legend: AN = Analog input or output CMOS = CMOS compatible input or output ST

TTL = TTL compatible input

= Schmitt Trigger input with CMOS levels

HP = High Power

ΗV = High Voltage

Note 1: Input only.

2: Default pin function via the APFCON register.

3: Alternate pin function via the APFCON register.


4: RA3 pull-up is enabled when pin is configured as MCLR in Configuration Word.

2.0 MEMORY ORGANIZATION

2.1 Program Memory Organization

The PIC12F752/HV752 has a 13-bit program counter capable of addressing an 8K x 14 program memory space. Only the first 1K x 14 (0000h-03FFh) is physically implemented. Accessing a location above these boundaries will cause a wrap-around within the first 1K x 14 space for PIC12F752/HV752. The Reset vector is at 0000h and the interrupt vector is at 0004h (see Figure 2-1).

FIGURE 2-1: PROGRAM MEMORY MAP AND STACK FOR THE PIC12F752/HV752



2.2 Data Memory Organization

The data memory (see Figure 2-2) is partitioned into four banks, which contain the General Purpose Registers (GPR) and the Special Function Registers are located in the first 32 locations of each bank. Register locations 40h-6Fh in Bank 0 are General Purpose Registers, implemented as static RAM. Register locations 70h-7Fh in Bank 0 are Common RAM and shared as the last 16 addresses in all Banks. All other RAM is unimplemented and returns '0' when read. The RP<1:0> bits of the STATUS register are the bank select bits.

<u>RP1</u> <u>RP0</u>

0	0	\rightarrow Bank 0 is selected
0	1	\rightarrow Bank 1 is selected
1	0	\rightarrow Bank 2 is selected

1 0 \rightarrow Bank 2 is selected 1 1 \rightarrow Bank 3 is selected

2.2.1 GENERAL PURPOSE REGISTER FILE

The register file is organized as 64 x 8 in the PIC12F752/HV752. Each register is accessed, either directly or indirectly, through the File Select Register (FSR) (see Section 2.5 "Indirect Addressing, INDF and FSR Registers").

2.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers are registers used by the CPU and peripheral functions for controlling the desired operation of the device (see Table 2-2). These registers are static RAM.

The special registers can be classified into two sets: core and peripheral. The Special Function Registers associated with the "core" are described in this section. Those related to the operation of the peripheral features are described in the section of that peripheral feature.



DATA MEMORY MAP OF THE PIC12F752/HV752

BANK 0		BANK 1		BANK 2	
INDF	00h	INDF	80h	INDF	100h
TMR0	01h	OPTION_REG	81h	TMR0	101h
PCL	02h	PCL	82h	PCL	102h
STATUS	03h	STATUS	83h	STATUS	103h
FSR	04h	FSR	84h	FSR	104h
PORTA	05h	TRISA	85h	LATA	105h
_	06h		86h	—	106h
_	07h		87h		107h
IOCAF	08h	IOCAP	88h	IOCAN	108h
_	09h		89h	—	109h
PCLATH	0Ah	PCLATH	8Ah	PCLATH	10Ah
INTCON	0Bh	INTCON	8Bh	INTCON	10Bh
PIR1	0Ch	PIE1	8Ch	WPUA	10Ch
PIR2	0Dh	PIE2	8Dh	SLRCONA	10Dh
	0Eh		8Eh	_	10Eh
TMR1L	0Fh	OSCCON	8Fh	PCON	10Fh
TMR1H	10h	FVRCON	90h	TMR2	110h
T1CON	11h	DACCON0	91h	PR2	111h
T1GCON	12h	DACCON1	92h	T2CON	112h
CCPR1L	13h		93h	HLTMR1	113h
CCPR1H	14h		94h	HLTPR1	114h
CCP1CON	15h		95h	HLT1CON0	115h
_	16h		96h	HLT1CON1	116h
	17h		97h	_	117h
	18h		98h		118h
	19h		99h		119h
	1Ah		9Ah		11Ah
	1Bh	CM2CON0	9Bh		11Bh
ADRESL	1Ch	CM2CON1	9Ch		11Ch
ADRESH	1Dh	CM1CON0	9Dh		11Dh
ADCON0	1Eh	CM1CON1	9Eh		11Eh
ADCON1	1Fh	CMOUT	9Fh		11Fh
	20h	0	A0h		120h
Unimplemented					
	3Fh				
General	40h	Unimplemented		Unimplemented	
Purpose		enimplemented		enimpienienieu	
Register					
48 Bytes	6Fh		EFh		16Fh
Common RAM	70h	Common RAM	F0h	Common RAM	170h
	7Fh	(Accesses	FFh	(Accesses	17Fh
16 Bytes		70h-7Fh)		70h-7Fh)	

BANK 3	
INDF	180h
OPTION_REG	181h
PCL	182h
STATUS	183h
FSR	184h
ANSELA	185h
_	186h
_	187h
APFCON	188h
OSCTUNE	189h
PCLATH	18Ah
INTCON	18Bh
PMCON1	18Ch
PMCON2	18Dh
PMADRL	18Eh
PMADRH	18Fh
PMDATL	190h
PMDATH	191h
COG1PH	192h
COG1BLK	193h
COG1DB	194h
COG1CON0	195h
COG1CON1	196h
COG1ASD	197h
	198h
_	199h
	19Ah
	19Bh
_	19Ch
	19Dh
	19Eh
	19Fh
	1A0h
Unimplemented	

Legend: Unimplemented data memory locations, read as '0'.

Common RAM (Accesses

70h-7Fh)

1EFh 1F0h

1FFh

IABL	E Z-1:	PIC12F	·/52/HV/	52 SPEC		912 I EK2	SUMMA	RT BAN	n u		
Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR/BOR Reset	Value on all other Resets ⁽¹⁾
Bank	< 0										
00h	INDF	Addressing	this location	uses content	ts of FSR to a	address data	memory (not	a physical re	gister)	XXXX XXXX	XXXX XXXX
01h	TMR0	Holding reg	ister for the 8	B-bit TMR0						XXXX XXXX	uuuu uuuu
02h	PCL	Program Co	ounter's (PC)	Least Signifi	cant Byte		-		_	0000 0000	0000 0000
03h	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
04h	FSR	Indirect Dat	a Memory Ad	dress Pointe	er					XXXX XXXX	uuuu uuuu
05h	PORTA	—	—	RA5	RA4	RA3	RA2	RA1	RA0	xx xxxx	uu uuuu
06h	—	Unimpleme	nted							_	_
07h	_	Unimpleme	nted			_					
08h	IOCAF	—	—	IOCAF5	IOCAF4	IOCAF3	IOCAF2	IOCAF1	IOCAF0	00 0000	00 0000
09h	—	Unimpleme	nted	•	_	_					
0Ah	PCLATH	—	_		Write buffer	for upper 5 b	oits of program	0 0000	0 0000		
0Bh	INTCON	GIE	PEIE	T0IE	INTE	IOCIE	T0IF	INTF	IOCIF ⁽²⁾	0000 0000	0000 0000
0Ch	PIR1	TMR1GIF	ADIF	—	_	—	HLTMR1IF	TMR2IF	TMR1IF	00000	00000
0Dh	PIR2	—	_	C2IF	C1IF	_	COG1IF	—	CCP1IF	00 -0-0	00 -0-0
0Eh	—	Unimpleme	nted							—	—
0Fh	TMR1L	Holding reg	ister for the L	east Signific	ant Byte of th	e 16-bit TMF	R1			XXXX XXXX	uuuu uuuu
10h	TMR1H	Holding reg	ister for the M	Aost Significa	ant Byte of the	e 16-bit TMR	1			XXXX XXXX	uuuu uuuu
11h	T1CON	TMR1C	CS<1:0>	T1CKF	PS<1:0>	Reserved	T1SYNC	_	TMR10N	0000 00-0	uuuu uu-u
12h	T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM	T <u>1GGO</u> / DONE	T1GVAL	T1GS	S<1:0>	0000 0x00	uuuu uxuu
13h	CCPR1L	Capture/Co	mpare/PWM	Register1 Lo	w Byte					XXXX XXXX	uuuu uuuu
14h	CCPR1H	Capture/Co	mpare/PWM	Register1 Hi	gh Byte					XXXX XXXX	uuuu uuuu
15h	CCP1CON	_		DC1E	3<1:0>		CCP1I	M<3:0>		00 0000	00 0000
16h to 1Bh	_	Unimpleme	nted	1		1				-	_
1Ch	ADRESL	Least Signif	ficant 2 bits o	f the left shift	ed result or 8	bits of the ri	ght shifted re	sult		XXXX XXXX	uuuu uuuu
1Dh	ADRESH	Most Signifi	cant 8 bits of	the left shifte	ed A/D result	or 2 bits of ri	ght shifted re	sult		XXXX XXXX	uuuu uuuu
1Eh	ADCON0	ADFM	VCFG		CHS	<3:0>		GO/DONE	ADON	0000 0000	0000 0000
1Fh	ADCON1	_		ADCS<2:0>		_	_	—	_	-000	-000

TABLE 2-1 PIC12E752/HV752 SPECIAL REGISTERS SUMMARY BANK 0

Legend: Note 1: 2:

— = Unimplemented locations read <u>as '0'</u>, <u>u</u> = unchanged, <u>x</u> = unknown, <u>q</u> = value depends on condition shaded = unimplemented <u>Other (non Power-up)</u> Resets include MCLR Reset and Watchdog Timer Reset during normal operation. MCLR and WDT Reset does not affect the previous value data latch. The IOCIF bit will be cleared upon Reset but will set again if the mismatch exists.

			52/11/15	Z OFECI		JUSIERS	SUIVIIVIA		n I	÷	
Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR/BOR Reset	Values on all other Resets ⁽¹⁾
Bank	1										
80h	INDF	Addressing	this location	uses conter	nts of FSR t	o address d	ata memory (r	not a physica	l register)	XXXX XXXX	uuuu uuuu
81h	OPTION_REG	RAPU	INTEDG	TOCS	TOSE	PSA		PS<2:0>		1111 1111	1111 1111
82h	PCL	Program C	ounter's (PC)) Least Signi	ificant Byte	•				0000 0000	0000 0000
83h	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
84h	FSR	Indirect Da	ta Memory A	ddress Poin	ter					XXXX XXXX	uuuu uuuu
85h	TRISA	_	_	TRISA5	TRISA4	TRISA3 ⁽³⁾	TRISA2	TRISA1	TRISA0	11 1111	11 1111
86h	_	Unimpleme	ented		_	_					
87h	_	Unimpleme	ented							_	_
88h	IOCAP	_	-	IOCAP5	IOCAP4	IOCAP3	IOCAP2	IOCAP1	IOCAP0	00 0000	00 0000
89h	_	Unimpleme	ented		—	—					
8Ah	PCLATH	_	_		Write buffe	Vrite buffer for upper 5 bits of program counter				0 0000	0 0000
8Bh	INTCON	GIE	PEIE	T0IE	INTE	IOCIE	T0IF	INTF	IOCIF ⁽²⁾	0000 0000	0000 0000
8Ch	PIE1	TMR1GIE	ADIE			_	HLTMR1IE	TMR2IE	TMR1IE	00000	00000
8Dh	PIE2	—	—	C2IE	C1IE	—	COG1IE	—	CCP1IE	00 -0-0	00 -0-0
8Eh	_	Unimpleme	ented							—	—
8Fh	OSCCON	_	_	IRCF	<1:0>	_	HTS	LTS	_	01 -00-	uu -uu-
90h	FVRCON	FVREN	FVRRDY	FVR- BUFEN	FVR- BUFSS	—	—	_	_	0000	0000
91h	DACCON0	DACEN	DACRNG	DACOE	_	-	DACPSS0	—	_	0000	0000
92h	DACCON1	_	_	_			DACR<4:0>	>		0 0000	0 0000
93h to 9Ah	_	Unimpleme	ented							_	—
9Bh	CM2CON0	C2ON	C2OUT	C2OE	C2POL	C2ZLF	C2SP	C2HYS	C2SYNC	0000 0100	0000 0100
9Ch	CM2CON1	C2INTP	C2INTN	C2PCH	H<1:0>	—	—	-	C2NCH0	00000	00000
9Dh	CM1CON0	C10N	C10UT	C10E	C1POL	C1ZLF	C1SP	C1HYS	C1SYNC	0000 0100	0000 0100
9Eh	CM1CON1	C1INTP	C1INTN	C1PCH	H<1:0>	—	—	-	C1NCH0	00000	00000
9Fh	CMOUT	_	_	_	_	_	_	MC2OUT	MC10UT	00	00

TABLE 2-2: PIC12F752/HV752 SPECIAL REGISTERS SUMMARY BANK 1

— = Unimplemented locations read <u>as '0', u</u> = unchanged, x = unknown, <u>q</u> = value depends on condition shaded = unimplemented <u>Other</u> (non Power-up) Resets include MCLR Reset and Watchdog Timer Reset during normal operation. <u>MCLR</u> and WDT Reset does not affect the previous value data latch. The IOCIF bit will be cleared upon Reset but will set again if the Legend: Note 1:

2: mismatch exists. 3: TRISA3 always reads '1'.

IABL	LE 2-3:	PIC12	2F/52/HV	752 SPE		GISTER	2 201VIIVI		NK Z		
Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR/BOR Reset	Value on all other Resets ⁽¹⁾
Banl	k 2										
100h	INDF	Addressin	g this locatio	n uses conte	nts of FSR to	address dat	a memory (no	ot a physical r	egister)	XXXX XXXX	XXXX XXXX
101h	TMR0	Holding R	egister for the	e 8-bit Timer	0 Register					XXXX XXXX	uuuu uuuu
102h	PCL	Program (Counter's (PC) Least Sign	ificant Byte					0000 0000	0000 0000
103h	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
104h	FSR	Indirect Da	ata Memory A	Address Poin	iter					XXXX XXXX	uuuu uuuu
105h	LATA	_		LATA5	LATA4	_	LATA2	LATA1	LATA0	xx -xxx	uu -uuu
106h	_	Unimplem	ented							—	_
107h	_	Unimplem	ented		_	_					
108h	IOCAN	_		IOCAN5	N5 IOCAN4 IOCAN3 IOCAN2 IOCAN1 IOCAN0						00 0000
109h	_	Unimplem	ented		—	—					
10Ah	PCLATH	_	_	_	Write buffer	for upper 5 b	oits of program	n counter		0 0000	0 0000
10Bh	INTCON	GIE	PEIE	T0IE	INTE	IOCIE	T0IF	INTF	IOCIF ⁽²⁾	0000 0000	0000 0000
10Ch	WPUA	_	_	WPUA5	WPUA4	WPUA3	WPUA2	WPUA1	WPUA0	00 0000	00 0000
10Dh	SLRCONA	_	—	_	—	—	SLRA2	—	SLRA0	0-0	0-0
10Eh	_	Unimplem	ented							—	—
10Fh	PCON	_	_	_	—	—	—	POR	BOR	qq	uu
110h	TMR2	Holding R	egister for the	e 8-bit Timer	2 Register					0000 0000	0000 0000
111h	PR2	Timer2 Pe	riod Register				1	1		1111 1111	1111 1111
112h	T2CON	_		TOUTF	PS<3:0>		TMR2ON	T2CKP	'S<1:0>	-000 0000	-000 0000
113h	HLTMR1	Holding R	egister for the	e 8-bit Hardw	vare Limit Tim	ner1 Register				0000 0000	0000 0000
114h	HLTPR1	Hardware	Limit Timer1	Period Regi	ster		T	r		1111 1111	1111 1111
115h	HLT1CON0	—		H1OUT	PS<3:0>		H1ON	H1CKF	PS<1:0>	-000 0000	-000 0000
116h	HLT1CON1	—	—	_		H1ERS<2:0>	>	H1FEREN	H1REREN	0 0000	0 0000
117h to 11Fh	_	Unimplem	ented							-	-

TABLE 2-3 PIC12E752/HV752 SPECIAL REGISTERS SUMMARY BANK 2

Legend:

— = Unimplemented locations read <u>as '0'</u>, u = unchanged, x = unknown, q = value depends on condition shaded = unimplemented <u>Other</u> (non Power-up) Resets include MCLR Reset and Watchdog Timer Reset during normal operation. MCLR and WDT Reset does not affect the previous value data latch. The IOCIF bit will be cleared upon Reset but will set again if the Note 1: 2:

mismatch exists.

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR/BOR Reset	Values on all other Resets ⁽¹⁾
Ban	k 3										
180h	INDF	Addressing t	his location us	es contents of l	SR to address	data memory (r	ot a physical re	gister)		XXXX XXXX	uuuu uuuu
181h	OPTION_REG	RAPU	INTEDG	TOCS	TOSE	PSA		PS<2:0>		1111 1111	1111 1111
182h	PCL	Program Co	unter's (PC) Le	east Significant	Byte					0000 0000	0000 0000
183h	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
184h	FSR	Indirect Data	Memory Add	ess Pointer						XXXX XXXX	uuuu uuuu
185h	ANSELA	_	—	ANSA5	ANSA4	—	ANSA2	ANSA1	ANSA0	11 -111	11 -111
186h	_	Unimplemen	ted		•			•		_	_
187h	_	Unimplemen	ted		_	_					
188h	APFCON		_	_	T1GSEL	_	COG1FSEL	COG101SEL	COG100SEL	0 -000	0 -000
189h	OSCTUNE		_	—	— TUN<4:0>						u uuuu
18Ah	PCLATH		_	—	Write buffer fo	r upper 5 bits of		0 0000	0 0000		
18Bh	INTCON	GIE	PEIE	T0IE	INTE	IOCIE	T0IF	INTF	IOCIF ⁽²⁾	0000 0000	0000 0000
18Ch	PMCON1	_	—	_	—	—	WREN	WR	RD	000	000
18Dh	PMCON2	Program Me	mory Control I	Register 2 (not a	a physical regist	er)					
18Eh	PMADRL	Program Me	mory Address	Register Low E	Byte					0000 0000	0000 0000
18Fh	PMADRH		—	—	—	—		PMADF	RH<1:0>	00	00
190h	PMDATL	Program Me	mory Data Re	gister Low Byte						0000 0000	0000 0000
191h	PMDATH		_	Program Mem	ory Data Regist	er High Byte				00 0000	00 0000
192h	COG1PH	—	—	_	_		G1PI	H<3:0>		xxxx	uuuu
193h	COG1BLK		G1BL	KR<3:0>	•		G1BL	KF<3:0>		XXXX XXXX	uuuu uuuu
194h	COG1DB		G1DI	3R<3:0>			G1DE	3F<3:0>		XXXX XXXX	uuuu uuuu
195h	COG1CON0	G1EN	G10E1	G10E0	G1POL1	G1POL0	G1LD	G1CS	6<1:0>	0000 0000	0000 0000
196h	COG1CON1	G1FSIM	G1RSIM		G1FS<2:0>			G1RS<2:0>		0000 0000	0000 0000
197h	COG1ASD	G1ASDE	G1ARSEN	G1ASDL1	G1ASDL0	G1ASDSHLT	G1ASDSC2	G1ASDSC1	G1ASDSFLT	0000 0000	0000 0000
198h to 19Fh	_	Unimplemen				·			ed = unimpleme	_	_

TABLE 2-4: PIC12F752/HV752 SPECIAL FUNCTION REGISTERS SUMMARY BANK 3

Legend:

Note 1:

— = Unimplemented locations read as '0', u = unchanged, x = unknown, q = value depends on condition shaded = unimplemented Other (non Power-up) Resets include MCLR Reset and Watchdog Timer Reset during normal operation. MCLR and WDT Reset does not affect the previous value data latch. The IOCIF bit will be cleared upon Reset but will set again if the mismatch exists. 2:

2.3 Global SFRs

2.3.1 STATUS REGISTER

The STATUS register, shown in Register 2-1, contains:

- The Arithmetic Status of the ALU
- The Reset Status
- The Bank Select Bits for Data Memory (RAM)

The STATUS register can be the destination for any instruction, like any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not

writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS, will clear the upper three bits and set the Z bit. This leaves the STATUS register as '000u u1uu' (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect any Status bits. For other instructions not affecting any Status bits, see Section 16.0 "Instruction Set Summary".

R/W-0	R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x
IRP	RP1	RP0	TO	PD	Z	DC ⁽¹⁾	C ⁽¹⁾
bit 7							bit 0

R = Reada -n = Value		W = Writable bit	II = Unimplemented bit re					
-n = Value	at POR		U = Unimplemented bit, read as '0'					
		'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				
bit 7	1 = Bank	ster Bank Select bit (used for in 2, 3 (100h-1FFh) 0, 1 (00h-FFh)	ndirect addressing)					
bit 6	00 = Banl 01 = Banl 10 = Banl	RP1: Register Bank Select bit (used for direct addressing) 00 = Bank 0 (00h-7Fh) 01 = Bank 1 (80h-FFh) 10 = Bank 2 (100h-17Fh) 11 = Bank 3 (180h-1FFh)						
bit 5	1 = Bank	ister Bank Select bit (used for (1 (80h-FFh) 0 (00h-7Fh)	direct addressing)					
bit 4	•	Out bit power-up, CLRWDT instruction o T time-out occurred	or SLEEP instruction					
bit 3	1 = After p	r-Down bit power-up or by the CLRWDT ins ecution of the SLEEP instructio						
bit 2		t esult of an arithmetic or logic of esult of an arithmetic or logic of						
bit 1	1 = A carr	Carry/Borrow bit ⁽²⁾ (ADDWF, AD y-out from the 4th low-order bi rry-out from the 4th low-order b	of the result occurred	For $\overline{\text{Borrow}}$, the polarity is reversed.				
bit 0	1 = A carr	Borrow bit ⁽²⁾ (ADDWF, ADDLW, y-out from the Most Significant rry-out from the Most Significan	bit of the result occurred					
Note 1:	The C and DC to instructions for		git Borrow out bit, respectively, in s	subtraction. See the SUBLW and SUBW				

2: For Borrow, the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high-order or low-order bit of the source register.

2.3.2 OPTION REGISTER

The OPTION register is a readable and writable register, which contains various control bits to configure:

- Timer0/WDT Prescaler
- External RA2/INT Interrupt
- Timer0
- Weak Pull-ups on PORTA

Note: To achieve a 1:1 prescaler assignment for Timer0, assign the prescaler to the WDT by setting PSA bit to '1' of the OPTION register. See Section 6.1.3 "Software Programmable Prescaler".

REGISTER 2-2: OPTION_REG: OPTION REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
RAPU	INTEDG	T0CS	T0SE	PSA		PS<2:0>	
bit 7							bit 0

Legend:			
R = Readable bit W = Writable bit		U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	RAPU: PORTA Pull-up Enable bit 1 = PORTA pull-ups are disabled 0 = PORTA pull-ups are enabled by individual PORT latch values							
bit 6	INTEDG: Interrupt E		,	5				
	1 = Interrupt on risin 0 = Interrupt on fallir	ig edge of INT	Гpin					
bit 5	TOCS: Timer0 Clock	Source Sele	ect bit					
	1 = Transition on T0 0 = Internal instructi		k (Fosc/4)					
bit 4	TOSE: Timer0 Source	e Edge Seled	ct bit					
	1 = Increment on hig 0 = Increment on lov							
bit 3	PSA: Prescaler Ass	ignment bit						
	1 = Prescaler is assigned to the WDT 0 = Prescaler is assigned to the Timer0 module							
bit 2-0	PS<2:0>: Prescaler	Rate Select b	bits					
	BIT VALUE	TIMER0 RATE	WDT RATE					
	000 1:2 1:1							
	001 1:4 1:2							
	010 1:8 1:4							
	011	1:16	1:8					
	100	1:32	1:16					
	101	1:64	1:32					

1:128

1 : 256

1:64

1 : 128

110

111

2.3.3 INTCON REGISTER

The INTCON register is a readable and writable register, which contains the various enable and flag bits for TMR0 register overflow, IOCIE change and external RA2/INT pin interrupts.

Note:	Interrupt flag bits are set when an interrupt							
	condition occurs, regardless of the state of							
	its corresponding enable bit or the Global							
	Enable bit, GIE of the INTCON register.							
	User software should ensure the							
	appropriate interrupt flag bits are clear							
	prior to enabling an interrupt.							

REGISTER 2-3: INTCON: INTERRUPT CONTROL REGISTER

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| GIE | PEIE | T0IE | INTE | IOCIE | T0IF | INTF | IOCIF |
| bit 7 | | | | | | | bit 0 |

Legend:				
R = Read	able bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value	e at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 7	1 = Enab	oal Interrupt Enable bit les all unmasked interrupts les all interrupts		
bit 6	1 = Enab	ripheral Interrupt Enable bit les all unmasked peripheral les all peripheral interrupts	interrupts	
bit 5	1 = Enabl	er0 Overflow Interrupt Enab les the Timer0 interrupt les the Timer0 interrupt	le bit	
bit 4	1 = Enabl	2/INT External Interrupt Ena les the RA2/INT external inte les the RA2/INT external inte	errupt	
bit 3	1 = Enabl	terrupt-on-Change Interrupt les the IOC change interrupt les the IOC change interrup		
bit 2	1 = Timer	er0 Overflow Interrupt Flag I 0 register has overflowed (m 0 register did not overflow		
bit 1	1 = The F	2/INT External Interrupt Flag RA2/INT external interrupt oc RA2/INT external interrupt dio	curred (must be cleared in sc	oftware)
bit 0	1 = An IO	terrupt-on-Change Interrupt C pin has changed state and n interrupts have been gene	d generated an interrupt	
Note 1: 2:	•		0 is unchanged on Reset and	should be initialized before

2.3.4 PIE1 REGISTER

The PIE1 register contains the Peripheral Interrupt Enable bits, as shown in Register 2-4.

Note: Bit PEIE of the INTCON register must be set to enable any peripheral interrupt.

REGISTER 2-4: PIE1: PERIPHERAL INTERRUPT ENABLE REGISTER 1

R/W-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
TMR1GIE	ADIE	—	_	—	HLTMR1IE	TMR2IE	TMR1IE
bit 7							bit 0

Legend:

	•					
R = Readable bit W = Wr		W = Writable bit	U = Unimplemented bit, read	ted bit, read as '0'		
	-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 7	TMR1GIE: ADC Interrupt Enable bit 1 = Enables the TMR1 gate interrupt 0 = Disables the TMR1 gate interrupt
bit 6	ADIE: ADC Interrupt Enable bit 1 = Enables the ADC interrupt 0 = Disables the ADC interrupt
bit 5-3	Unimplemented: Read as '0'
bit 2	HLTMR1IE: Hardware Limit Timer1 Interrupt Enable bit
	1 = Enables the HLTMR1 interrupt0 = Disables the HLTMR1 interrupt
bit 1	TMR2IE: Timer2 Interrupt Enable bit
	1 = Enables the Timer2 interrupt0 = Disables the Timer2 interrupt
bit 0	TMR1IE: Timer1 Interrupt Enable bit 1 = Enables the Timer1 interrupt 0 = Disables the Timer1 interrupt

2.3.5 PIE2 REGISTER

The PIE2 register contains the Peripheral Interrupt Enable bits, as shown in Register 2-5.

Note: Bit PEIE of the INTCON register must be set to enable any peripheral interrupt.

REGISTER 2-5: PIE2: PERIPHERAL INTERRUPT ENABLE REGISTER 1

U-0	U-0	R/W-0	R/W-0	U-0	R/W-0	U-0	R/W-0
—		C2IE	C1IE	—	COG1IE		CCP1IE
bit 7							bit 0

Legend:

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

e bit
upt rupt
e bit
upt rupt

0 = Disables the CCP1 interrupt

2.3.6 PIR1 REGISTER

The PIR1 register contains the Peripheral Interrupt flag bits, as shown in Register 2-6.

Note:	Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of				
	its corresponding enable bit or the Global				
	Enable bit, GIE of the INTCON register.				
	User software should ensure the				
	appropriate interrupt flag bits are clear prior				
	to enabling an interrupt.				

REGISTER 2-6: PIR1: PERIPHERAL INTERRUPT REQUEST REGISTER 1

R/W-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
TMR1GIF	ADIF	—	—	—	HLTMR1IF	TMR2IF	TMR1IF
bit 7							bit 0

Legend:						
R = Readable	e bit	W = Writable bit	U = Unimplemented bit,	read as '0'		
-n = Value at	POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		
bit 7	TMR1GIF:	TMR1 Gate Interrupt Flag	g bit			
	1 = Timer1	gate interrupt is pending				
	0 = Timer1	gate interrupt is not pend	ding			
bit 6	6 ADIF: ADC Interrupt Flag bit					
	1 = ADC co	onversion complete				
	0 = ADC cc	onversion has not comple	eted or has not been started			
bit 5-3	Unimplemented: Read as '0'					
bit 2	HLTMR1IF: Hardware Limit Timer1 to HLTPR1 Match Interrupt Flag bit					
	1 = HLTMR	1 to HLTPR1 match occu	rred (must be cleared in softwa	are)		
0 = HLTMR1 to HLTPR1 match did not occur						
bit 1 TMR2IF: Timer2		ner2 to PR2 Match Interrupt Flag bit				
	1 = Timer2 1	to PR2 match occurred (r	must be cleared in software)			
	0 = Timer2	to PR2 match did not occ	cur			

- bit 0 TMR1IF: Timer1 Interrupt Flag bit
 - 1 = Timer1 rolled over (must be cleared in software)
 - 0 = Timer1 has not rolled over

2.3.7 PIR2 REGISTER

The PIR2 register contains the Peripheral Interrupt flag bits, as shown in Register 2-7.

Note:	Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of
	its corresponding enable bit or the Global
	Enable bit, GIE of the INTCON register.
	User software should ensure the
	appropriate interrupt flag bits are clear prior
	to enabling an interrupt.

REGISTER 2-7: PIR2: PERIPHERAL INTERRUPT REQUEST REGISTER 1

U-0	U-0	R/W-0	R/W-0	U-0	R/W-0	U-0	R/W-0
—	—	C2IF	C1IF		COG1IF		CCP1IF
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6	Unimplemented: Read as '0'
bit 5	C2IF: Comparator 1 Interrupt Flag bit
	1 = Comparator output (C2OUT bit) has changed (must be cleared in software)
	0 = Comparator output (C2OUT bit) has not changed
bit 4	C1IF: Comparator 1 Interrupt Flag bit
	1 = Comparator output (C1OUT bit) has changed (must be cleared in software)
	0 = Comparator output (C1OUT bit) has not changed
bit 3	Unimplemented: Read as '0'
bit 2	COG1IF: COG 1 Interrupt Flag bit
	1 = COG1 has generated an auto-shutdown interrupt
	0 = COG1 has NOT generated an auto-shutdown interrupt
bit 1	Unimplemented: Read as '0'
bit 0	CCP1IF: ECCP Interrupt Flag bit
	Capture Mode
	1 = A TMR1 register capture occurred (must be cleared in software)
	0 = No TMR1 register capture occurred
	Compare Mode
	1 = A TMR1 register compare match occurred (must be cleared in software)
	0 = No TMR1 register compare match occurred
	<u>PWM mode</u>
	Unused in this mode

2.3.8 PCON REGISTER

The Power Control (PCON) register (see Table 17-2) contains flag bits to differentiate between:

- Power-on Reset (POR)
- Brown-out Reset (BOR)
- Watchdog Timer Reset (WDT)
- External MCLR Reset

The PCON register also controls the software enable of the BOR.

The PCON register bits are shown in Register 2-8.

REGISTER 2-8: PCON: POWER CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	R/W-q/u	R/W-q/u
—	—	—	_	—	—	POR	BOR
bit 7							bit 0


Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	q = unchanged

bit 7-2	Unimplemented: Read as '0'
bit 1	POR: Power-on Reset Status bit
	 1 = No Power-on Reset occurred 0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs)
bit 0	BOR: Brown-out Reset Status bit 1 = No Brown-out Reset occurred 0 = A Brown-out Reset occurred (must be set in software after a Brown-out Reset occurs)

2.4 PCL and PCLATH

The Program Counter (PC) is 13 bits wide. The low byte comes from the PCL register, which is a readable and writable register. The high byte (PC<12:8>) is not directly readable or writable and comes from PCLATH. On any Reset, the PC is cleared. Figure 2-3 shows the two situations for the loading of the PC. The upper example in Figure 2-3 shows how the PC is loaded on a write to PCL (PCLATH<4:0> \rightarrow PCH). The lower example in Figure 2-3 shows how the PC is loaded during a CALL or GOTO instruction (PCLATH<4:3> \rightarrow PCH).

FIGURE 2-3: LOADING OF PC IN DIFFERENT SITUATIONS



2.4.1 MODIFYING PCL

Executing any instruction with the PCL register as the destination simultaneously causes the Program Counter PC<12:8> bits (PCH) to be replaced by the contents of the PCLATH register. This allows the entire contents of the program counter to be changed by writing the desired upper five bits to the PCLATH register. When the lower eight bits are written to the PCL register, all 13 bits of the program counter will change to the values contained in the PCLATH register and those being written to the PCL register.

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). Care should be exercised when jumping into a look-up table or program branch table (computed GOTO) by modifying the PCL register. Assuming that PCLATH is set to the table start address, if the table length is greater than 255 instructions or if the lower eight bits of the memory address rolls over from 0xFF to 0x00 in the middle of the table, then PCLATH must be incremented for each address rollover that occurs between the table beginning and the target location within the table.

For more information refer to Application Note AN556, *"Implementing a Table Read"* (DS00556).

2.4.2 STACK

The PIC12F752/HV752 Family has an 8-level x 13-bit wide hardware stack (see Figure 2-1). The stack space is not part of either program or data space and the Stack Pointer is not readable or writable. The PC is PUSHed onto the stack when a CALL instruction is executed or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not affected by a PUSH or POP operation.

The stack operates as a circular buffer. This means that after the stack has been PUSHed eight times, the ninth push overwrites the value that was stored from the first push. The tenth push overwrites the second push (and so on).

Note 1:	There are no Status bits to indicate Stack Overflow or Stack Underflow conditions.
2:	There are no instructions/mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, RETURN, RETLW and RETFIE instructions or the vectoring to an interrupt address.

2.5 Indirect Addressing, INDF and FSR Registers

The INDF register is not a physical register. Addressing the INDF register will cause indirect addressing.

Indirect addressing is possible by using the INDF register. Any instruction using the INDF register actually accesses data pointed to by the File Select Register (FSR). Reading INDF itself indirectly will produce 00h. Writing to the INDF register indirectly results in a no operation (although Status bits may be affected). An effective 9-bit address is obtained by concatenating the 8-bit FSR and the IRP bit of the STATUS register, as shown in Figure 2-4.

A simple program to clear RAM location 40h-7Fh using indirect addressing is shown in Example 2-1.

EXAMPLE 2-1:	INDIRECT ADDRESSING
--------------	---------------------

	MOVLW	0x40	;initialize pointer		
	MOVWF	FSR	;to RAM		
NEXT	CLRF	INDF	;clear INDF register		
	INCF	FSR	;inc pointer		
	BTFSS	FSR,7	;all done?		
	GOTO	NEXT	;no clear next		
CONTIN	CONTINUE		;yes continue		




FIGURE 2-4:

0

3.0 FLASH PROGRAM MEMORY SELF READ/SELF WRITE CONTROL

The Flash program memory is readable and writable during normal operation (full VDD range). This memory is not directly mapped in the register file space. Instead, it is indirectly addressed through the Special Function Registers (see Registers to 3-5). There are six SFRs used to read and write this memory:

- PMCON1
- PMCON2
- PMDATL
- PMDATH
- PMADRL
- PMADRH

When interfacing the program memory block, the PMDATL and PMDATH registers form a two-byte word which holds the 14-bit data for read/write, and the PMADRL and PMADRH registers form a two-byte word which holds the 10-bit address of the Flash location being accessed. These devices have 1K words of program Flash with an address range from 0000h to 03FFh.

The program memory allows single word read and a by four word write. A four word write automatically erases the row of the location and writes the new data (erase before write).

The write time is controlled by an on-chip timer. The write/erase voltages are generated by an on-chip charge pump rated to operate over the voltage range of the device for byte or word operations.

When the device is code-protected, the CPU may continue to read and write the Flash program memory.

Depending on the settings of the Flash Program Memory Enable (WRT<1:0>) bits, the device may or may not be able to write certain blocks of the program memory, however, reads of the program memory are allowed.

When the Flash program memory Code Protection (\overline{CP}) bit in the Configuration Word register is enabled, the program memory is code-protected, and the device programmer (ICSPTM) cannot access data or program memory.

3.1 PMADRH and PMADRL Registers

The PMADRH and PMADRL registers can address up to a maximum of 1K words of program memory.

When selecting a program address value, the Most Significant Byte (MSB) of the address is written to the PMADRH register and the Least Significant Byte (LSB) is written to the PMADRL register.

3.2 PMCON1 and PMCON2 Registers

PMCON1 is the control register for the data program memory accesses.

Control bits RD and WR initiate read and write, respectively. These bits cannot be cleared, only set in software. They are cleared in hardware at completion of the read or write operation. The inability to clear the WR bit in software prevents the accidental premature termination of a write operation.

The WREN bit, when set, will allow a write operation. On power-up, the WREN bit is clear.

PMCON2 is not a physical register. Reading PMCON2 will read all '0's. The PMCON2 register is used exclusively in the Flash memory write sequence.

3.3 Flash Program Memory Control Registers

REGISTER 3-1: PMDATL: PROGRAM MEMORY DATA LOW BYTE REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PMDA	TL<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable bi	t	U = Unimpleme	ented bit, read	l as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is clear	red	x = Bit is unknown	า

bit 7-0 PMDATL<7:0>: Eight Least Significant Data bits to Write or Read from Program Memory

REGISTER 3-2: PMADRL: PROGRAM MEMORY ADDRESS LOW BYTE REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
PMADRL<7:0>								
bit 7								

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 PMADRL<7:0>: Eight Least Significant Address bits for Program Memory Read/Write Operation

REGISTER 3-3: PMDATH: PROGRAM MEMORY DATA HIGH BYTE REGISTER

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—	—		PMDATH<5:0>					
bit 7							bit 0	

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **PMDATH<5:0>**: Six Most Significant Data bits from Program Memory

REGISTER 3-4: PMADRH: PROGRAM MEMORY ADDRESS HIGH BYTE REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	—	—	—	—	—	PMADRH<1:0>	
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-2 Unimplemented: Read as '0'

bit 1-0 **PMADRH<1:0>**: Specifies the two Most Significant Address bits or High bits for Program Memory Reads.

Γ.

	••••••					-	
U-0	U-0	U-0	U-0	U-0	R/W-0/0	R/S/HC-0/0	R/S/HC-0/0
_	—	—	—	—	WREN	WR	RD
bit 7	•						bit 0
Legend:							
R = Readable I	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
S = Bit can only be set x = Bit is unknown -n/n =					at POR and BO	R/Value at all c	ther Resets
'1' = Bit is set '0' = Bit is cleared HC = Bit is cleared by hardware						are	
 '1' = Bit is set '0' = Bit is cleared HC = Bit is cleared by hardware bit 7-3 Unimplemented: Read as '0' bit 2 WREN: Program/Erase Enable bit = Allows program/erase cycles = Inhibits programming/erasing of program Flash bit 1 WR: Write Control bit = Initiates a program Flash program/erase operation The operation is self-timed and the bit is cleared by hardware once operation is complete. The WR bit can only be set (not cleared) in software. = Program/erase operation to the Flash is complete and inactive bit 0 RD: Read Control bit = Initiates a program Flash read. Read takes one cycle. RD is cleared in hardware. The RD bit car only be set (not cleared) in software. = Does not initiate a program Flash read 							


REGISTER 3-5: PMCON1: PROGRAM MEMORY CONTROL 1 REGISTER

Note 1: Unimplemented bit, read as '1'.

3.4 Reading the Flash Program Memory

To read a program memory location, the user must write two bytes of the address to the PMADRL and PMADRH registers, and then set control bit RD (PMCON1<0>). Once the read control bit is set, the program memory Flash controller will use the second instruction cycle after to read the data. This causes the second instruction immediately following the "BSF PMCON1, RD" instruction to be ignored. The data is available in the very next cycle in the PMDATL and PMDATH registers; it can be read as two bytes in the following instructions. PMDATL and PMDATH registers will hold this value until another read or until it is written to by the user (during a write operation).

	PM_ADR		Change STATUS bits RP1:0 to select bank with PMADRL
MOVLW	MS_PROG_PM_ADDR	;	
MOVWF	PMADRH	;	MS Byte of Program Address to read
MOVLW	LS_PROG_PM_ADDR	;	
MOVWF	PMADRL	;	LS Byte of Program Address to read
BANKSEL	PMCON1	;	Bank to containing PMCON1
BSF	PMCON1, RD	;	PM Read
NOP		;	First instruction after BSF PMCON1,RD executes normally
NOP		;	Any instructions here are ignored as program
		;	memory is read in second cycle after BSF PMCON1,RD
		;	
BANKSEL	PMDATL	;	Bank to containing PMADRL
MOVF	PMDATL, W	;	W = LS Byte of Program PMDATL
MOVF	PMDATH, W	;	W = MS Byte of Program PMDATL



3.5 Writing the Flash Program Memory

A word of the Flash program memory may only be written to if the word is in an unprotected segment of memory.

Flash program memory must be written in four-word blocks. See Figure 3-2 and Figure 3-3 for more details. A block consists of four words with sequential addresses, with a lower boundary defined by an address, where PMADRL<1:0> = 0.0. All block writes to program memory are done as 16-word erase by four-word write operations. The write operation is edge-aligned and cannot occur across boundaries.

To write program data, it must first be loaded into the buffer registers (see Figure 3-2). This is accomplished by first writing the destination address to PMADRL and PMADRH and then writing the data to PMDATL and PMDATH. After the address and data have been set up, then the following sequence of events must be executed:

- 1. Write 55h, then AAh, to PMCON2 (Flash programming sequence).
- 2. Set the WR control bit of the PMCON1 register.

All four buffer register locations should be written to with correct data. If less than four words are being written to in the block of four words, then a read from the program memory location(s) not being written to must be performed. This takes the data from the program location(s) not being written and loads it into the PMDATL and PMDATH registers. Then the sequence of events to transfer data to the buffer registers must be executed.

To transfer data from the buffer registers to the program memory, the PMADRL and PMADRH must point to the last location in the four-word block (PMADRL<1:0> = 11). Then the following sequence of events must be executed:

- 1. Write 55h, then AAh, to PMCON2 (Flash programming sequence).
- 2. Set control bit WR of the PMCON1 register to begin the write operation.

The user must follow the same specific sequence to initiate the write for each word in the program block, writing each program word in sequence (000, 001, 010, 011). When the write is performed on the last word (PMADRL<1:0> = 11), a block of sixteen words is automatically erased and the content of the four-word buffer registers are written into the program memory.

After the "BSF PMCON1, WR" instruction, the processor requires two cycles to set up the erase/write operation. The user must place two NOP instructions after the WR bit is set. Since data is being written to buffer registers, the writing of the first three words of the block appears to occur immediately. The processor will halt internal operations for the typical 4 ms, only during the cycle in

which the erase takes place (i.e., the last word of the sixteen-word block erase). This is not Sleep mode as the clocks and peripherals will continue to run. After the four-word write cycle, the processor will resume operation with the third instruction after the PMCON1 write instruction. The above sequence must be repeated for the higher 12 words.

3.6 Protection Against Spurious Write

There are conditions when the device should not write to the program memory. To protect against spurious writes, various mechanisms have been built in. On power-up, WREN is cleared. Also, the Power-up Timer (64 ms duration) prevents program memory writes.

The write initiate sequence and the WREN bit help prevent an accidental write during brown-out, power glitch or software malfunction.

3.7 Operation During Code-Protect

When the device is code-protected, the CPU is able to read and write unscrambled data to the program memory.

3.8 Operation During Write Protect

When the program memory is write-protected, the CPU can read and execute from the program memory. The portions of program memory that are write protected can be modified by the CPU using the PMCON registers, but the protected program memory cannot be modified using ICSP mode.





FIGURE 3-3: FLASH PROGRAM MEMORY LONG WRITE CYCLE EXECUTION



An example of the complete four-word write sequence is shown in Example 3-2. The initial address is loaded into the PMADRH and PMADRL register pair; the four words of data are loaded using indirect addressing.

EXAMPLE 3-2: WRITING TO FLASH PROGRAM MEMORY

```
; This write routine assumes the following:
         A valid starting address (the least significant bits = '00')
  ;
         is loaded in ADDRH:ADDRL
  ;
         ADDRH, ADDRL and DATADDR are all located in data memory
  ;
  ;
              PMADRH
  BANKSEL
  MOVF ADDRH,W
               ;Load initial address
       PMADRH
  MOVWF
  MOVF
        ADDRL,W
  MOVWF PMADRL
  MOVF DATAADDR,W ;Load initial data address
  MOVWF FSR
                  ;
LOOP MOVF INDF,W
                ;
                 ;Load first data byte into lower
  MOVWF PMDATL
               ;Next byte
;Load second data byte into upper
.
  INCF FSR, F
  MOVF
        INDF,W
  MOVWF PMDATH
                  ;
  INCF
        FSR,F
                  ;
  BANKSEL PMCON1
  BSF PMCON1, WREN ; Enable writes
  BCF
        INTCON, GIE ; Disable interrupts (if using)
  BTFSC INTCON, GIE ;See AN576
  GOTO
        $-2
  Required Sequence
  :
                  ;Start of required write sequence:
  MOVLW
        55h
  MOVWF
        PMCON2
                  ;Write 55h
       0AAh
  MOVLW
                  ;
                  ;Write OAAh
  MOVWF PMCON2
  BSF PMCON1,WR ;Set WR bit to begin write
  NOP
                  ;Required to transfer data to the buffer
  NOP
                  ;registers
  PMCON1,WREN ;Disable writes
  BCF
        INTCON, GIE ; Enable interrupts (comment out if not using interrupts)
  BSF
  BANKSEL PMADRL
  MOVF
        PMADRL, W
  INCE
        PMADRL, F
                  ; Increment address
  ANDLW 0x03
                  ; Indicates when sixteen words have been programmed
  SUBLW 0x03
                  ;Change value for different size write blocks
                  ;0x0F = 16 words
                  ;0x0B = 12 words
                  ;0x07 = 8 words
                  ;0x03 = 4 words
  BTFSS
        STATUS,Z
                  ;Exit on a match,
  GOTO
        LOOP
                  ;Continue if more data needs to be written
```

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page		
PMCON1		_	-	-		WREN	WR	RD	25		
PMCON2	Program Memory Control Register 2										
PMADRL	PMADRL<7:0>										
PMADRH	PMADRH<1:0>										
PMDATL				PMDA	FL<7:0>				24		
PMDATH	— — PMDATH<5:0>								24		
INTCON	GIE	PEIE	T0IE	TOIE INTE IOCIE TOIF INTE IOCIF					15		

TABLE 3-1: SUMMARY OF REGISTERS ASSOCIATED WITH FLASH PROGRAM MEMORY

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by Flash program memory module. * Page provides register information.

TABLE 3-2: SUMMARY OF CONFIGURATION WORD WITH FLASH PROGRAM MEMORY

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
CONFIC	13:8			DEBUG	CLKOUTEN	WRT	<1:0>	BOREN	N<1:0>	126
CONFIG	7:0	_	CP	MCLRE	PWRTE	WDTE	_	_	FOSC0	120

Legend: — = unimplemented location, read as '1'. Shaded cells are not used by Flash program memory.

4.0 OSCILLATOR MODULE

4.1 Overview

The oscillator module has a variety of clock sources and selection features that allow it to be used in a wide range of applications while maximizing performance and minimizing power consumption. Figure 4-1 illustrates a block diagram of the oscillator module.


The oscillator module can be configured in one of two clock modes.

- 1. EC (External Clock)
- 2. INTOSC (Internal Oscillator)

Clock Source modes are configured by the FOSC bit in the Configuration Word register (CONFIG).

The internal oscillator module provides the following selectable System Clock modes:

- 8 MHz (HFINTOSC)
- 4 MHz (HFINTOSC Postscaler)
- 1 MHz (HFINTOSC Postscaler)
- 31 kHz (LFINTOSC)







FIGURE 4-2: OSCILLATOR ENABLE



4.2 Clock Source Modes

Clock Source modes can be classified as external or internal:

- The External Clock mode relies on an external clock for the clock source, such as a clock module or clock output from another circuit.
- Internal clock sources are contained internally within the oscillator module. The oscillator module has four selectable clock frequencies:
 - 8 MHz
 - 4 MHz
 - 1 MHz
 - 31 kHz

The system clock can be selected between external or internal clock sources via the FOSC0 bit of the Configuration Word register (CONFIG).


4.2.1 EC MODE

The External Clock (EC) mode allows an externally generated logic as the system clock source. The EC clock mode is selected when the FOSC0 bit of the Configuration Word is set.

When operating in this mode, an external clock source must be connected to the CLKIN input. The CLKOUT is available for either general purpose I/O or system clock output. Figure 4-3 shows the pin connections for EC mode.

Because the PIC[®] MCU design is fully static, stopping the external clock input will have the effect of halting the device while leaving all data intact. Upon restarting the external clock, the device will resume operation as if no time had elapsed.

FIGURE 4-3: EXTERNAL CLOCK (EC) MODE OPERATION




4.2.2 INTERNAL CLOCK MODE

Internal Clock mode configures the internal oscillators as the system clock source. The Internal Clock mode is selected when the FOSC0 bit of the Configuration Word is cleared. The source and frequency are selected with the IRCF<1:0> bits of the OSCCON register.

When one of the HFINTOSC frequencies is selected, the frequency of the internal oscillator can be trimmed by adjusting the TUN<4:0> bits of the OSCTUNE register.

Operation after a Power-on Reset (POR) or wake-up from Sleep is delayed by the oscillator start-up time. Delays are typically longer for the LFINTOSC than HFINTOSC because of the very low-power operation and relatively narrow bandwidth of the LF internal oscillator. However, when another peripheral keeps the oscillator running during Sleep, the start-up time is delayed to allow the memory bias to stabilize.





4.2.2.1 Oscillator Ready Bits

The HTS and LTS bits of the OSCCON register indicate the status of the HFINTOSC and LFINTOSC, respectively. When either bit is set, it indicates that the corresponding oscillator is running and stable.

4.3 System Clock Output

The CLKOUT pin is available for general purpose I/O or system clock output. The CLKOUTEN bit of the Configuration Word controls the function of the CLKOUT pin.

When the CLKOUTEN bit is cleared, the CLKOUT pin is driven by the selected internal oscillator frequency divided by 4. The corresponding I/O pin always reads '0' in this configuration.

The CLKOUT signal may be used to provide a clock for external circuitry, synchronization, calibration, test or other application requirements.

When the CLKOUTEN bit is set, the system clock out function is disabled and the CLKOUT pin is available for general purpose I/O.

4.4 Oscillator Delay upon Wake-Up, Power-Up, and Base Frequency Change

In applications where the OSCTUNE register is used to shift the HFINTOSC frequency, the application should not expect the frequency to stabilize immediately. In this case, the frequency may shift gradually toward the new value. The time for this frequency shift is less than eight cycles of the base frequency.

A short delay is invoked upon power-up and when waking from sleep to allow the memory bias circuitry to stabilize. Table 4-1 shows examples where the oscillator delay is invoked.

Switch From	Switch To	Frequency	Oscillator Delay
Sleep/POR	INTOSC	31 kHz to 8 MHz	10 μ s internal delay to allow memory
Sleep/POR	EC	DC – 20 MHz	bias to stabilize.

TABLE 4-1: OSCILLATOR DELAY EXAMPLES

4.5 Oscillator Control Registers

0 = LFINTOSC is not stableUnimplemented: Read as '0'

bit 0

REGISTER 4	-1: 0300	UN: USCILL	ATUR CUNI	RUL REGIS	IER				
U-0 U-0		R/W-0/u	R/W-1/u	U-0	R-0/u	R-0/u	U-0		
	_	IRCF	<1:0>	—	HTS	LTS	_		
bit 7							bit 0		
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'			
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown		
bit 5-4	11 = 8 MHz 10 = 4 MHz 01 = 1 MHz (I 00 = 31 kHz (Select bits					
bit 3	Unimplemen	ted: Read as '	0'						
bit 2	HTS: HFINTOSC Status bit 1 = HFINTOSC is stable 0 = HFINTOSC is not stable								
bit 1	LTS: LFINTO								

REGISTER 4-1: OSCCON: OSCILLATOR CONTROL REGISTER

4.5.1 OSCTUNE REGISTER

The oscillator is factory-calibrated, but can be adjusted in software by writing to the OSCTUNE register (Register 4-2).

The default value of the OSCTUNE register is '0'. The value is a 5-bit two's complement number.

When the OSCTUNE register is modified, the frequency will begin shifting to the new frequency. Code execution continues during this shift. There is no indication that the shift has occurred.

REGISTER 4-2: OSCTUNE: OSCILLATOR TUNING REGISTER

U-0	U-0	U-0	R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u
—	—	_	TUN<4:0>				
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-5 Unimplemented: Read as '0'

bit 4-0

TUN<4:0>: Frequency Tuning bits
01111 = Maximum frequency
01110 =
•
•
•
00001 =
00000 = Oscillator module is running at the calibrated frequency.
11111 =
•
•
•

10000 = Minimum frequency

TABLE 4-2: SUMMARY OF REGISTERS ASSOCIATED WITH CLOCK SOURCES

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
OSCCON	—	—	IRCF	IRCF<1:0>		1:0> — HTS LTS —			
OSCTUNE	—	_	_				36		

Legend: x = unknown, u = unchanged, – = unimplemented locations read as '0'. Shaded cells are not used by oscillators.

Note 1: Other (non Power-up) Resets include MCLR Reset and Watchdog Timer Reset during normal operation.
 2: See Configuration Word register (Register 17-1) for operation of all register bits.

TABLE 4-3: SUMMARY OF CONFIGURATION WORD CLOCK SOURCES

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
	13:8	_	_	DEBUG	CLKOUTEN	WRT<	<1:0>	BOREN	N<1:0>	100
CONFIG	7:0		CP	MCLRE	PWRTE	WDTE	_		FOSC0	126

Legend: — = unimplemented location, read as '1'. Shaded cells are not used by oscillator module.

5.0 I/O PORTS

For this device there is one port available, PORTA. In general, when a peripheral is enabled on a port pin, that pin cannot be used as a general purpose output. However, the pin can still be read.

PORTA has three standard registers for its operation. These registers are:

- TRISA Registers (data direction)
- PORTA Registers (read the levels on the pins of the device)
- LATA Registers (output latch)

Some ports may have one or more of the following additional registers. These registers are:


- ANSELA (Analog Select)
- WPUA (Weak Pull-up)

The Data Latch (LATA register) is useful for read-modify-write operations on the value that the I/O pins are driving.

A write operation to the LATA register has the same effect as a write to the corresponding PORTA register. A read of the LATA register reads the values held in the I/O PORT latches, while a read of the PORTA register reads the actual I/O pin value.

Ports that support analog inputs have an associated ANSEL register. When an ANSELA bit is set, the digital input buffer associated with that bit is disabled. Disabling the input buffer prevents analog signal levels on the pin between a logic high and low from causing excessive current in the logic input circuitry. A simplified model of a generic I/O port, without the interfaces to other peripherals, is shown in Figure 5-1.

FIGURE 5-1: GENERIC I/O PORTA OPERATION



EXAMPLE 5-1: INITIALIZING PORTA

; initializ	e example illus ing the PORTA ts are initial	
BANKSEL POF CLRF POF BANKSEL LAT CLRF LAT BANKSEL ANS CLRF ANS BANKSEL TRI MOVLW B'C MOVWF TRI	RTA ; Ini IA ; Data IA ; SELA ; SELA ; dig: ISA ; 00111000' ; Set	ital I/O RA<5:3> as inputs set RA<2:0> as

5.1 **Alternate Pin Function**

The Alternate Pin Function Control (APFCON) register is used to steer specific peripheral input and output functions between different pins. The APFCON register is shown in Register 5-1. For this device family, the following functions can be moved between different pins:

• Timer1 Gate

• COG1

These bits have no effect on the values of any TRIS register. PORT and TRIS overrides will be routed to the correct pin. The unselected pin will be unaffected.

5.2 **Alternate Pin Function Control Register**

REGISTER 5-1: APFCON: ALTERNATE PIN FUNCTION CONTROL REGISTER

U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
	_		T1GSEL	—	COG1FSEL	COG101SEL	COG100SEL
bit 7					·	·	bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-5	Unimplemented: Read as '0'.
bit 4	T1GSEL: Timer 1 Gate Input Pin Selection bit
	1 = T1G function is on RA3
	0 = T1G function is on RA4
bit 3	Unimplemented: Read as '0'.
bit 2	COG1FSEL: COG1 Fault Input Pin Selection bit
	1 = COG1FLT is on RA3
	0 = COG1FLT is on RA4
bit 1	COG101SEL: COG1 Output 1 Pin Selection bit
	1 = COG10UT1 is on RA4
	0 = COG1OUT1 is on RA0
bit 0	COG100SEL: COG1 Output 0 Pin Selection bit
	1 = COG1OUT0 is on RA5
	0 = COG1OUT0 is on RA2

5.3 PORTA and TRISA Registers

PORTA is a 6-bit-wide port with five bidirectional pins and one input-only pin. The corresponding data direction register is TRISA (Register 5-2). Setting a TRISA bit (= 1) will make the corresponding PORTA pin an input (i.e., disable the output driver). Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output (i.e. it enables output driver and puts the contents of the output latch on the selected pin). The exception is RA3, which is input only and its TRIS bit will always read as '1'. Example 5-1 shows how to initialize PORTA.

Reading the PORTA register (Register 5-2) reads the status of the pins, whereas writing to it will write to the PORT latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, the read value is modified and then written to the PORT data latch. RA3 reads '0' when MCLRE = 1.

The TRISA register controls the direction of the PORTA pins, even when they are being used as analog inputs. The user must ensure the bits in the TRISA register are maintained set when using them as analog inputs. I/O pins configured as analog input always read '0'.

Note:	The ANSEL register must be initialized to configure an analog channel as a digital
	input. Pins configured as analog inputs will read '0' and cannot generate an interrupt.

5.3.1 PORTA FUNCTIONS AND OUTPUT PRIORITIES

Each PORTA pin is multiplexed with other functions. The pins, their combined functions and their output priorities are shown in Table 5-1.

When multiple outputs are enabled, the actual pin control goes to the peripheral with the highest priority.

Analog input functions, such as comparator inputs, are not shown in the priority lists. These inputs are active when the peripheral is enabled and the input multiplexer for the pin is selected. The Analog mode, set with the ANSELA register, disables the digital input buffer thereby preventing excessive input current when the analog input voltage is between logic states. Digital output functions may control the pin when it is in Analog mode with the priority shown in Table 5-1.

TABLE 5-1: PORTA OUTPUT PRIORITY

Pin Name	Function Priority ⁽¹⁾
RA0	ICSPDAT REFOUT DACOUT COG1OUT1 ⁽²⁾ RA0
RA1	RA1
RA2	COG1OUT0 ⁽²⁾ C1OUT C2OUT CCP1 RA2
RA3	None
RA4	CLKOUT COG1OUT1 ⁽³⁾ RA4
RA5	COG1OUT0 ⁽³⁾ RA5

Note 1: Priority listed from highest to lowest.

2: Default function pin (see APFCON register).

3: Alternate function pin (see APFCON register).

5.4 PORTA Control Registers

REGISTER 5-2: PORTA: PORTA REGISTER

U-0	U-0	R/W-x/u	R/W-x/u	R-x/x	R/W-x/u	R/W-x/u	R/W-x/u	
_	—	RA5	RA4	RA3	RA2	RA1	RA0	
bit 7	÷			•	•		bit	
Legend:								
R = Readable bit W = Writable bit		it	U = Unimplemented bit, read as '0'					
u = Bit is und	changed	x = Bit is unkno	wn	-n/n = Value at	POR and BOR/V	alue at all other I	Resets	
'1' = Bit is se	et	'0' = Bit is clear	red					
bit 7-6	Unimplement	ed: Read as '0'						
1 (4)								
bit 5-0 RA<5:0> : PORTA I/O Value bits ⁽¹⁾ 1 = Port pin is > VIH								

 $1 = Port pin is \geq VIH$

 $0 = Port pin is \leq VIL$

Note 1: Writes to any PORTx register are written to the corresponding LATx register. Reads from any PORTx register, return the value present on that PORTx I/O pins.

REGISTER 5-3: TRISA: PORTA TRI-STATE REGISTER

U-0	U-0	R/W-1/1	R/W-1/1	R-1/1	R/W-1/1	R/W-1/1	R/W-1/1
_	—	TRISA5	TRISA4	TRISA3 ⁽¹⁾	TRISA2	TRISA1	TRISA0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **TRISA<5:0>:** PORTA Tri-State Control bits⁽¹⁾ 1 = PORTA pin configured as an input (tri-stated) 0 = PORTA pin configured as an output

Note 1: TRISA3 always reads '1'.

REGISTER 5-4: LATA: PORTA DATA LATCH REGISTER

U-0	U-0	R/W-x/u	R/W-x/u	U-0	R/W-x/u	R/W-x/u	R/W-x/u
—	—	LATA5	LATA4	—	LATA2	LATA1	LATA0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6 Unimplemented: Read as '0'

bit 5-4 LATA<5:4>: PORTA Output Latch Value bits⁽¹⁾

bit 3 Unimplemented: Read as '0'

bit 2-0 LATA<2:0>: PORTA Output Latch Value bits⁽¹⁾

Note 1: Writes to any PORTx register are written to the corresponding LATx register. Reads from any PORTx register, return the value present on that PORTx I/O pins.

5.5 Additional Pin Functions

Every PORTA pin on the PIC12F752 has an interrupt-on-change option and a weak pull-up option. The next three sections describe these functions.

5.5.1 ANSELA REGISTER

The ANSELA register (Register 5-8) is used to configure the Input mode of an I/O pin to analog. Setting the appropriate ANSELA bit high will cause all digital reads on the pin to be read as '0' and allow analog functions on the pin to operate correctly.

The state of the ANSELA bits has no effect on digital output functions. A pin with TRIS clear and ANSEL set will still operate as a digital output, but the Input mode will be analog. This can cause unexpected behavior when executing read-modify-write instructions on the affected port.

Note:	The ANSELA bits default to the Analog
	mode after Reset. To use any pins as
	digital general purpose or peripheral
	inputs, the corresponding ANSEL bits
	must be initialized to '0' by user software.

REGISTER 5-5: ANS

ANSELA: PORTA ANALOG SELECT REGISTER

U-0	U-0	R/W-1	R/W-1	U-0	R/W-1	R/W-1	R/W-1
—	—	ANSA5	ANSA4	—	ANSA2	ANSA1	ANSA0
bit 7 bit 0							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6	Unimplemented: Read as '0'
bit 5-4	 ANSA<5:4>: Analog Select Between Analog or Digital Function on Pin RA<5:4> bits 1 = Analog input. Pin is assigned as analog input⁽¹⁾. 0 = Digital I/O. Pin is assigned to port or special function.
bit 3	Unimplemented: Read as '0'
bit 2-0	 ANSA<2:0>:Analog Select Between Analog or Digital Function on Pin RA<2:0> bits 1 = Analog input. Pin is assigned as analog input.⁽¹⁾ 0 = Digital I/O. Pin is assigned to port or special function.

Note 1: Setting a pin to an analog input automatically disables the digital input circuitry, weak pull-ups, and interrupt-on-change if available. The corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.

5.5.2 WEAK PULL-UPS

Each of the PORTA pins, except RA3, has an individually configurable internal weak pull-up. Control bits WPUx enable or disable each pull-up. Refer to Register 5-9. Each weak pull-up is automatically turned off when the port pin is configured as an output. The

<u>pull-ups</u> are disabled on a Power-on Reset by the RAPU bit of the OPTION_REG register). A weak pull-up is automatically enabled for RA3 when configured as MCLR and disabled when RA3 is an I/O. There is no software control of the MCLR pull-up.

REGISTER 5-6: WPUA: WEAK PULL-UP PORTA REGISTER ^(1,2)

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	_	WPU5	WPU4	WPU3 ⁽³⁾	WPU2	WPU1	WPU0
bit 7 bit 0							

Legend:

- J			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6 Unimplemented: Read as '0'

- bit 5-0 WPU<5:0>: Weak Pull-up Control bits
 - 1 = Pull-up enabled
 - 0 = Pull-up disabled

Note 1: Global RAPU must be enabled for individual pull-ups to be enabled.

- 2: The weak pull-up device is automatically disabled if the pin is in Output mode (TRISA = 0).
- **3:** The RA3 pull-up is enabled when configured as MCLR in the Configuration Word, otherwise it is disabled as an input and reads as '0'.

5.5.3 SLEW RATE CONTROL

Two of the PORTA pins (RA0 and RA2) are equipped with high current driver circuitry. The SLRCONA register provides reduced slew rate control to mitigate possible EMI radiation from these pins.

REGISTER 5-7: SLRCONA: SLEW RATE CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	R/W-0	U-0	R/W-0
_	—	—	—	_	SLRA2		SLRA0
bit 7 bit 0							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-3	Unimplemented: Read as '0'				
bit 2	SLRA2: Slew Rate Control bit				
	1 = Pin voltage slews at limited rate0 = Pin voltage slews at maximum rate				
bit 1	Unimplemented: Read as '0'				
bit 0	SLRA0: Slew Rate Control bit				
	1 = Pin voltage slews at limited rate				
	0 = Pin voltage slews at maximum rate				

5.5.4 INTERRUPT-ON-CHANGE

All pins on all ports can be configured to operate as Interrupt-on-Change (IOC) pins. An interrupt can be generated by detecting a signal that has either a rising edge or a falling edge. Any individual pin or combination of pins can be configured to generate an interrupt. The interrupt-on-change module has the following features:

- Interrupt-on-Change Enable (Master Switch)
- Individual Pin Configuration
- Rising and Falling Edge Detection
- · Individual Pin Interrupt Flags

Figure 14-1 is a block diagram of the IOC module.

5.5.4.1 Enabling the Module

To allow individual pins to generate an interrupt, the IOCIE bit of the INTCON register must be set. If the IOCIE bit is disabled, the edge detection on the pin will still occur, but an interrupt will not be generated.

5.5.4.2 Individual Pin Configuration

For each pin, a rising edge detector and a falling edge detector are present. To enable a pin to detect a rising edge, the associated bit of the IOCAP register is set. To enable a pin to detect a falling edge, the associated bit of the IOCAN register is set.

A pin can be configured to detect rising and falling edges simultaneously by setting the associated bits in both of the IOCAP and IOCAN registers.

5.5.4.3 Interrupt Flags

The bits located in the IOCAF registers are status flags that correspond to the interrupt-on-change pins of each port. If an expected edge is detected on an appropriately enabled pin, then the status flag for that pin will be set, and an interrupt will be generated if the IOCIE bit is set. The IOCIF bit of the INTCON register reflects the status of all IOCAF bits.

5.5.4.4 Clearing Interrupt Flags

The individual status flags (IOCAF register bits) can be cleared by resetting them to zero. If another edge is detected during this clearing operation, the associated status flag will be set at the end of the sequence, regardless of the value actually being written.

In order to ensure that no detected edge is lost while clearing flags, only AND operations masking out known changed bits should be performed. The following sequence is an example of what should be performed.

EXAMPLE 5-2: CLEARING INTERRUPT FLAGS (PORTA EXAMPLE)

MOVLW	0xff		
XORWF	IOCAF,	W	
ANDWF	IOCAF,	F	

5.5.4.5 Operation in Sleep

The interrupt-on-change interrupt will wake the device from Sleep mode, if the IOCIE bit is set.

If an edge is detected while in Sleep mode, the affected IOCAF register will be updated prior to the first instruction executed out of Sleep.

PIC12F752/HV752




FIGURE 5-2: INTERRUPT-ON-CHANGE BLOCK DIAGRAM

U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
				10,00-0/0	R/W-0/0	R/W-0/U
_	IOCAP5	IOCAP4	IOCAP3	IOCAP2	IOCAP1	IOCAP0
						bit C
R = Readable bit W = Writable bit		t	U = Unimplemented bit, read as '0'			
u = Bit is unchanged x = Bit is unknown		-n/n = Value at POR and BOR/Value at all other Resets				
	'0' = Bit is clear	ed				
		x = Bit is unkno		x = Bit is unknown -n/n = Value at	x = Bit is unknown -n/n = Value at POR and BOR/V	x = Bit is unknown -n/n = Value at POR and BOR/Value at all other F

REGISTER 5-8: IOCAP: INTERRUPT-ON-CHANGE POSITIVE EDGE REGISTER

bit 7-6 Unimplemented: Read as '0'

bit 5-0

- IOCAP<5:0>: Interrupt-on-Change Positive Edge Enable bits
- 1 = Interrupt-on-Change enabled on the pin for a positive going edge. Associated Status bit and interrupt flag will be set upon detecting an edge.
- 0 = Interrupt-on-Change disabled for the associated pin.

REGISTER 5-9: IOCAN: INTERRUPT-ON-CHANGE NEGATIVE EDGE REGISTER

U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
—	—	IOCAN5	IOCAN4	IOCAN3	IOCAN2	IOCAN1	IOCAN0
bit 7 bit 0							

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6 Unimplemented: Read as '0'

bit 5-0

bit 5-0

IOCAN<5:0>: Interrupt-on-Change Negative Edge Enable bits

- 1 = Interrupt-on-Change enabled on the pin for a negative going edge. Associated Status bit and interrupt flag will be set upon detecting an edge.
- 0 = Interrupt-on-Change disabled for the associated pin.

REGISTER 5-10: IOCAF: INTERRUPT-ON-CHANGE FLAG REGISTER

U-0	U-0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0
—	—	IOCAF5	IOCAF4	IOCAF3	IOCAF2	IOCAF1	IOCAF0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	HS - Bit is set in hardware

bit 7-6 Unimplemented: Read as '0'

IOCAF<5:0>: Interrupt-on-Change Flag bits

1 = An enabled change was detected on the associated pin.

- Set when IOCAPx = 1 and a rising edge was detected on RBx, or when IOCANx = 1 and a falling edge was detected on RAx.
- 0 = No change was detected, or the user cleared the detected change.

PIC12F752/HV752

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ADCON0	ADFM	VCFG		CHS	<3:0>		GO/DONE	ADON	94
ADCON1	-		ADCS<2:0>		—	—	—	—	94
ANSELA	_	_	ANSA5	ANSA4	_	ANSA2	ANSA1	ANSA0	41
APFCON		_	_	T1GSEL	—	COG1FSEL	COG101SEL	COG100SEL	38
CM1CON0	C10N	C1OUT	C10E	C1POL	C1ZLF	C1SP	C1HYS	C1SYNC	113
CM2CON0	C2ON	C2OUT	C2OE	C2POL	C2ZLF	C2SP	C2HYS	C2SYNC	113
CM1CON1	C1INTP	C1INTN	C1PCI	H<1:0>	_	_	_	C1NCH0	114
CM2CON1	C2NTP	C2INTN	C2PCI	H<1:0>	—	—	—	C2NCH0	114
DACCON0	DACEN	DACRNG	DACOE	_	—	DACPSS0	_	_	105
IOCAF	-	—	IOCAF5	IOCAF4	IOCAF3	IOCAF2	IOCAF1	IOCAF0	45
IOCAN	_	_	IOCAN5	IOCAN4	IOCAN3	IOCAN2	IOCAN1	IOCAN0	45
IOCAP		_	IOCAP5	IOCAP4	IOCAP3	IOCAP2	IOCAP1	IOCAP0	45
LATA	_	_	LATA5	LATA4	_	LATA2	LATA1	LATA0	40
OPTION_REG	RAPU	INTEDG	TOCS	TOSE	PSA		PS<2:0>		14
PORTA	_		RA5	RA4	RA3	RA2	RA1	RA0	40
SLRCONA	_	_	_	_	_	SLRA2	_	SLRA0	42
TRISA	_	_	TRISA5	TRISA4	TRISA3 ⁽¹⁾	TRISA2	TRISA1	TRISA0	40

TABLE 5-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Legend: Note 1: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTA. TRISA3 always reads '1'.

6.0 TIMER0 MODULE

The Timer0 module is an 8-bit timer/counter with the following features:

- 8-Bit Timer/Counter Register (TMR0)
- 8-Bit Prescaler (shared with Watchdog Timer)
- Programmable Internal or External Clock Source
- Programmable External Clock Edge Selection
- Interrupt-on-Overflow

Figure 6-1 is a block diagram of the Timer0 module.

6.1 Timer0 Operation

When used as a timer, the Timer0 module can be used as either an 8-bit timer or an 8-bit counter.

6.1.1 8-BIT TIMER MODE

When used as a timer, the Timer0 module will increment every instruction cycle (without prescaler). Timer mode is selected by clearing the T0CS bit of the OPTION register to '0'.


When TMR0 is written, the increment is inhibited for two instruction cycles immediately following the write.

Note: The value written to the TMR0 register can be adjusted, in order to account for the two instruction-cycle delay when TMR0 is written.

6.1.2 8-BIT COUNTER MODE

When used as a counter, the Timer0 module will increment on every rising or falling edge of the T0CKI pin. The incrementing edge is determined by the T0SE bit of the OPTION_REG register. Counter mode is selected by setting the T0CS bit of the OPTION register to '1'.

FIGURE 6-1: TIMER0 WITH SHARED PRESCALE BLOCK DIAGRAM



6.1.3 SOFTWARE PROGRAMMABLE PRESCALER

A single software programmable prescaler is available for use with either Timer0 or the Watchdog Timer (WDT), but not both simultaneously. The prescaler assignment is controlled by the PSA bit of the OPTION register. To assign the prescaler to Timer0, the PSA bit must be cleared to a '0'.

There are eight prescaler options for the Timer0 module ranging from 1:2 to 1:256. The prescale values are selectable via the PS<2:0> bits of the OPTION register. In order to have a 1:1 prescaler value for the Timer0 module, the prescaler must be assigned to the WDT module.

The prescaler is not readable or writable. When assigned to the Timer0 module, all instructions writing to the TMR0 register will clear the prescaler.

When the prescaler is assigned to WDT (PSA = 1) a CLRWDT instruction will clear the prescaler along with the WDT.

6.1.3.1 Switching Prescaler Between Timer0 and WDT Modules

As a result of having the prescaler assigned to either Timer0 or the WDT, it is possible to generate an unintended device Reset when switching prescaler values. When changing the prescaler assignment from Timer0 to the WDT module, the instruction sequence shown in Example 6-1, must be executed.

EXAMPLE 6-1: CHANGING PRESCALER (TIMER0 \rightarrow WDT)

BANKSEL	TMR0	;
CLRWDT		;Clear WDT
CLRF	TMR0	;Clear TMR0 and
		;prescaler
BANKSEL	OPTION_REG	;
BSF	OPTION_REG, PSA	;Select WDT
CLRWDT		;
		;
MOVLW	b'11111000'	;Mask prescaler
ANDWF	OPTION_REG,W	;bits
IORLW	b'00000101'	;Set WDT prescaler
MOVWF	OPTION_REG	;to 1:32

When changing the prescaler assignment from the WDT to the Timer0 module, the following instruction sequence must be executed (see Example 6-2).

EXAMPLE 6-2:	CHANGING PRESCALER
	(WDT \rightarrow TIMER0)

CLRWDT		;Clear WDT and ;prescaler
BANKSEL	OPTION REG	;
MOVLW	b'11110000'	;Mask TMR0 select and
ANDWF	OPTION_REG,W	;prescaler bits
IORLW	b'00000011'	;Set prescale to 1:16
MOVWF	OPTION_REG	;

6.1.4 TIMER0 INTERRUPT

Timer0 will generate an interrupt when the TMR0 register overflows from FFh to 00h. The T0IF interrupt flag bit of the INTCON register is set every time the TMR0 register overflows, regardless of whether or not the Timer0 interrupt is enabled. The T0IF bit must be cleared in software. The Timer0 interrupt enable is the T0IE bit of the INTCON register.

Note:	The Timer0 interrupt cannot wake the
	processor from Sleep, since the timer is
	frozen during Sleep.

6.1.5 USING TIMER0 WITH AN EXTERNAL CLOCK

When Timer0 is in Counter mode, the synchronization of the T0CKI input and the Timer0 register is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks. Therefore, the high and low periods of the external clock source must meet the timing requirements as shown in Section 20.0 "Electrical Specifications".

6.2 Option and Timer0 Control Register

REGISTER	6-1: OPTIC	ON_REG: OP	TION REGI	STER			
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
RAPU	INTEDG	TOCS	T0SE	PSA		PS<2:0>	
bit 7							bit (
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimpler	mented bit, rea	id as '0'	
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 7	RAPU: POR	TA Pull-up Ena	ble bit				
		oull-ups are dis					
				idual PORT late	ch values in W	PU register	
bit 6		errupt Edge Se					
		on rising edge	•				
		on falling edge	•				
bit 5) Clock Source					
		n on T0CKI pin nstruction cycle		(A)			
bit 4) Source Edge		+)			
		nt on high-to-lo					
		nt on low-to-hig					
bit 3		ller Assignmen		·			
		r is assigned to					
		r is assigned to		nodule			
bit 2-0	PS<2:0>: Pre	escaler Rate S	elect bits				
	Bit	Value TMR0 F	ate WDT Ra	te			
		000 1:2	1:1				
		001 1:4	1 : 2				
		010 1:8					
	(011 1:1	0 1:8				

REGISTER 6-1: OPTION_REG: OPTION REGISTER

1:32

1:64

1:128

1 : 256

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
TMR0	Holding Re	gister for the	8-bit Timer) Register					47*
INTCON	GIE	PEIE	T0IE	INTE	IOCIE	T0IF	INTF	IOCIF	15
OPTION_REG	RAPU	INTEDG	TOCS	T0SE	PSA		PS<2:0>		14
TRISA	—	—	TRISA5	TRISA4	TRISA3 ⁽¹⁾	TRISA2	TRISA1	TRISA0	40

1:16

1:32

1:64

1 : 128

Legend: — Unimplemented locations, read as '0', u = unchanged, x = unknown. Shaded cells are not used by the Timer0 module.

* Page provides register information.

100

101

110

111

Note 1: TRISA3 always reads '1'.

7.0 TIMER1 MODULE WITH GATE CONTROL

The Timer1 module is a 16-bit timer/counter with the following features:

- 16-Bit Timer/Counter Register Pair (TMR1H:TMR1L)
- · Selectable Internal or External Clock Sources
- · 2-Bit Prescaler
- · Synchronous or Asynchronous Operation
- Multiple Timer1 Gate (Count Enable) Sources
- Interrupt-on-Overflow

- Wake-up on Overflow (External Clock, Asynchronous mode only)
- · Time Base for the Capture/Compare Function
- Special Event Trigger (with CCP)
- Selectable Gate Source Polarity
- · Gate Toggle mode
- · Gate Single-Pulse mode
- Gate Value Status
- · Gate Event Interrupt

Figure 7-1 is a block diagram of the Timer1 module.




FIGURE 7-1: TIMER1 BLOCK DIAGRAM

7.1 Timer1 Operation

The Timer1 module is a 16-bit incrementing counter which is accessed through the TMR1H:TMR1L register pair. Writes to TMR1H or TMR1L directly update the counter.

When used with an internal clock source, the module is a timer and increments on every instruction cycle. When used with an external clock source, the module can be used as either a timer or counter and increments on every selected edge of the external source.

Timer1 is enabled by configuring the TMR1ON and TMR1GE bits in the T1CON and T1GCON registers, respectively. Table 7-1 displays the Timer1 enable selections.

TABLE 7-1: TIMER1 ENABLE SELECTIONS

TMR10N	TMR1GE	Timer1 Operation
0	0	Off
0	1	Off
1	0	Always On
1	1	Count Enabled

7.2 Clock Source Selection

The TMR1CS<1:0> bits of the T1CON register are used to select the clock source for Timer1. Table 7-2 displays the clock source selections.

TABLE 7-2: CLOCK SOURCE SELECTIONS

TMR1CS<1:0>	Clock Source
11	Temperature Sense Oscillator
10	External Clocking on T1CKI Pin
01	System Clock (Fosc)
00	Instruction Clock (Fosc/4)

7.2.1 INTERNAL CLOCK SOURCE

When the internal clock source is selected, the TMR1H:TMR1L register pair will increment on multiples of Fosc or Fosc/4 as determined by the Timer1 prescaler.

7.2.2 EXTERNAL CLOCK SOURCE

When the external clock source is selected, the Timer1 module may work as a timer or a counter. When enabled to count, Timer1 is incremented on the rising edge of the external clock input T1CKI.

Note:	In Counter mode, a falling edge must be registered by the counter prior to the first incrementing rising edge (see Figure 7-2) after any one or more of the following conditions:
	 Timer1 enabled after POR Reset Write to TMR1H or TMR1L Timer1 is disabled
	 Timer 1 is disabled Timer1 is disabled (TMR1ON = 0) when T1CKI is high; then Timer1 is enabled (TMR1ON=1) when T1CKI is low.

7.2.3 TEMPERATURE SENSE OSCILLATOR

When the Temperature Sense Oscillator source is selected, the TMR1H:TMR1L register pair will increment on multiples of the Temperature Sense Oscillator as determined by the Timer1 prescaler. The Temperature Sense Oscillator operates at 16 kHz typical.

7.3 Timer1 Prescaler

Timer1 has four prescaler options allowing 1, 2, 4 or 8 divisions of the clock input. The T1CKPS bits of the T1CON register control the prescale counter. The prescale counter is not directly readable or writable; however, the prescaler counter is cleared upon a write to TMR1H or TMR1L.

7.4 Timer1 Operation in Asynchronous Counter Mode

If control bit T1SYNC of the T1CON register is set, the external clock input is not synchronized. The timer increments asynchronously to the internal phase clocks. If external clock source is selected, then the timer will continue to run during Sleep and can generate an interrupt on overflow, which will wake-up the processor. However, special precautions in software are needed to read/write the timer (see Section 7.4.1 "Reading and Writing Timer1 in Asynchronous Counter Mode").

Note: When switching from synchronous to asynchronous operation, it is possible to skip an increment. When switching from asynchronous to synchronous operation, it is possible to produce an additional increment.

7.4.1 READING AND WRITING TIMER1 IN ASYNCHRONOUS COUNTER MODE

Reading TMR1H or TMR1L while the timer is running from an external asynchronous clock will ensure a valid read, which is taken care of in hardware. However, the user should keep in mind that reading the 16-bit timer in two 8-bit values poses certain problems, since the timer may overflow between the reads.

For writes, it is recommended that the user simply stop the timer and write the desired values. A write contention may occur by writing to the timer registers, while the register is incrementing. This may produce an unpredictable value in the TMR1H:TMR1L register pair.

7.5 Timer1 Gate

Timer1 can be configured to count freely or the count can be enabled and disabled using Timer1 gate circuitry. This is also referred to as Timer1 gate count enable.

Timer1 gate can also be driven by multiple selectable sources.

7.5.1 TIMER1 GATE COUNT ENABLE

The Timer1 gate is enabled by setting the TMR1GE bit of the T1GCON register. The polarity of the Timer1 gate is configured using the T1GPOL bit of the T1GCON register.

When Timer1 Gate (T1G) input is active, Timer1 will increment on the rising edge of the Timer1 clock source. When Timer1 gate input is inactive, no incrementing will occur and Timer1 will hold the current count. See Figure 7-3 for timing details.

TABLE 7-3:	TIMER1 GATE ENABLE
	SELECTIONS

T1CLK	T1GPOL	T1G	Timer1 Operation			
1	0	0	Counts			
1	0	1	Holds Count			
\uparrow	1	0	Holds Count			
\uparrow	1	1	Counts			

7.5.2 TIMER1 GATE SOURCE SELECTION

The Timer1 gate source can be selected from one of four different sources. Source selection is controlled by the T1GSS bits of the T1GCON register. The polarity for each available source is also selectable. Polarity selection is controlled by the T1GPOL bit of the T1GCON register.

T1GSS	Timer1 Gate Source
11	SYNCC2OUT
10	SYNCC1OUT
01	Overflow of Timer0 (TMR0 increments from FFh to 00h)
00	Timer1 Gate Pin

TABLE 7-4: TIMER1 GATE SOURCES

7.5.2.1 T1G Pin Gate Operation

The T1G pin is one source for Timer1 gate control. It can be used to supply an external source to the Timer1 gate circuitry.

7.5.2.2 Timer0 Overflow Gate Operation

When Timer0 increments from FFh to 00h, a low-to-high pulse will automatically be generated and internally supplied to the Timer1 gate circuitry.

7.5.2.3 C1OUT/C2OUT Gate Operation

The outputs from the Comparator C1 and C2 modules can be used as gate sources for the Timer1 module.

7.5.3 TIMER1 GATE TOGGLE MODE

When Timer1 Gate Toggle mode is enabled, it is possible to measure the full-cycle length of a Timer1 gate signal, as opposed to the duration of a single level pulse.

The Timer1 gate source is routed through a flip-flop that changes state on every incrementing edge of the signal. See Figure 7-4 for timing details.

Timer1 Gate Toggle mode is enabled by setting the T1GTM bit of the T1GCON register. When the T1GTM bit is cleared, the flip-flop is cleared and held clear. This is necessary in order to control which edge is measured.

Note: Enabling Toggle mode at the same time as changing the gate polarity may result in indeterminate operation.

7.5.4 TIMER1 GATE SINGLE-PULSE MODE

When Timer1 Gate Single-Pulse mode is enabled, it is possible to capture a single pulse gate event. Timer1 Gate Single-Pulse mode is first enabled by setting the T1GSPM bit in the T1GCON register. Next, the T1GGO/DONE bit in the T1GCON register must be set. The Timer1 will be fully enabled on the next incrementing edge. On the next trailing edge of the pulse, the T1GGO/DONE bit will automatically be cleared. No other gate events will be allowed to increment Timer1 until the T1GGO/DONE bit is once again set in software.

Clearing the T1GSPM bit of the T1GCON register will also clear the T1GGO/DONE bit. See Figure 7-5 for timing details.

Enabling the Toggle mode and the Single-Pulse mode simultaneously will permit both sections to work together. This allows the cycle times on the Timer1 gate source to be measured. See Figure 7-6 for timing details.

7.5.5 TIMER1 GATE VALUE STATUS

When Timer1 gate value status is utilized, it is possible to read the most current level of the gate control value. The value is stored in the T1GVAL bit in the T1GCON register. The T1GVAL bit is valid even when the Timer1 gate is not enabled (TMR1GE bit is cleared).

7.5.6 TIMER1 GATE EVENT INTERRUPT

When Timer1 gate event interrupt is enabled, it is possible to generate an interrupt upon the completion of a gate event. When the falling edge of T1GVAL occurs, the TMR1GIF flag bit in the PIR1 register will be set. If the TMR1GIE bit in the PIE1 register is set, then an interrupt will be recognized.

The TMR1GIF flag bit operates even when the Timer1 gate is not enabled (TMR1GE bit is cleared).

7.6 Timer1 Interrupt

The Timer1 register pair (TMR1H:TMR1L) increments to FFFFh and rolls over to 0000h. When Timer1 rolls over, the Timer1 interrupt flag bit of the PIR1 register is set. To enable the Interrupt-on-Rollover, you must set these bits:

- TMR1ON bit of the T1CON register
- TMR1IE bit of the PIE1 register
- PEIE bit of the INTCON register
- GIE bit of the INTCON register

The interrupt is cleared by clearing the TMR1IF bit in the Interrupt Service Routine.

Note: The TMR1H:TMR1L register pair and the TMR1IF bit should be cleared before enabling interrupts.

7.7 Timer1 Operation During Sleep

Timer1 can only operate during Sleep when setup in Asynchronous Counter mode. In this mode, the clock source can be used to increment the counter. To set up the timer to wake the device:

- TMR1ON bit of the T1CON register must be set
- TMR1IE bit of the PIE1 register must be set
- PEIE bit of the INTCON register must be set
- T1SYNC bit of the T1CON register must be set
- TMR1CS bits of the T1CON register must be configured
- TMR1GE bit of the T1GCON register must be configured

The device will wake-up on an overflow and execute the next instructions. If the GIE bit of the INTCON register is set, the device will call the Interrupt Service Routine (0004h).

7.8 CCP Capture/Compare Time Base

The CCP module uses the TMR1H:TMR1L register pair as the time base when operating in Capture or Compare mode.

In Capture mode, the value in the TMR1H:TMR1L register pair is copied into the CCPR1H:CCPR1L register pair on a configured event.

In Compare mode, an event is triggered when the value CCPR1H:CCPR1L register pair matches the value in the TMR1H:TMR1L register pair. This event can be a Special Event Trigger.

For more information, see Section 10.0 "Capture/ Compare/PWM Modules".

7.9 CCP Special Event Trigger

When the CCP is configured to trigger a special event, the trigger will clear the TMR1H:TMR1L register pair. This special event does not cause a Timer1 interrupt. The CCP module may still be configured to generate a CCP interrupt.

In this mode of operation, the CCPR1H:CCPR1L register pair becomes the period register for Timer1.

Timer1 should be synchronized to the Fosc/4 to utilize the Special Event Trigger. Asynchronous operation of Timer1 can cause a Special Event Trigger to be missed.

In the event that a write to TMR1H or TMR1L coincides with a Special Event Trigger from the CCP, the write will take precedence.

For more information, see **Section 12.2.5** "Special **Event Trigger**".




FIGURE 7-2: TIMER1 INCREMENTING EDGE

PIC12F752/HV752





FIGURE 7-4: TIMER1 GATE TOGGLE MODE



PIC12F752/HV752




FIGURE 7-6:	TIMER1 GATE SINGLE	-PULSE AND TOGGLE COMBINED MODE
TMR1 <u>GE</u> T1GPOL		
T1GSPM		
T1GTM		
T1GG <u>O/</u> DONE	▲ Set by software Counting enabled of rising edge of T10	Cleared by hardware on falling edge of T1GVAL
T1G_IN		
т1скі		
T1GVAL		
TIMER1	Ν	N + 1 + 2 + 3 + 3 + 4 Set by hardware on Cleared by
TMR1GIF	Cleared by software	falling edge of T1GVAL —

7.10 Timer1 Control Registers

REGISTER 7-1: T1CON: TIMER1 CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0			
TMR	1CS<1:0>	T1CKP	S<1:0>	Reserved	T1SYNC	_	TMR10N			
bit 7							bit			
Legend:										
R = Readab	le bit	W = Writable I	oit	U = Unimpler	nented bit, rea	id as '0'				
-n = Value a		'1' = Bit is set		'0' = Bit is cle		x = Bit is unk	known			
bit 7-6	TMR1CS<	1:0>: Timer1 Cloc	k Source Sel	ect hits						
	10 = Exte 01 = Time	perature Sense O rnal clock from T1 er1 clock source is er1 clock source is	CKI pin (on t system cloc	k (Fosc)						
bit 5-4	T1CKPS<1:0>: Timer1 Input Clock Prescale Select bits									
	10 = 1:4 F 01 = 1:2 F	Prescale value Prescale value Prescale value Prescale value								
bit 3	Reserved:	Do not use.								
bit 2	<u>TMR1CS<</u> 1 = Do not	Fimer1 External C 1:0> = 1X synchronize external closed ronize external closed	rnal clock inp	out						
	<u>TMR1CS<</u> This bit is i	<u>1:0> = ox</u> gnored. Timer1 us	es the intern	al clock when T	MR1CS<1:0>	= 1X.				
bit 1	Unimplem	Unimplemented: Read as '0'								
bit 0	1 = Enable 0 = Stops									

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-x	R/W-0	R/W-0		
TMR1GE	T1GPOL	T1GTM	T1GSPM	T1GGO/ DONE	T1GVAL	T1GS	S<1:0>		
bit 7							bit		
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimplei	mented bit, rea	d as '0'			
-n = Value at		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown		
bit 7	If TMR1ON = This bit is ign If TMR1ON = 1 = Timer1 c	ored	rolled by the T		ction				
bit 6	1 = Timer1 g	ner1 Gate Pola ate is active-hi ate is active-lo	gh (Timer1 co	•	• /				
bit 5	1 = Timer1 (0 = Timer1 (er1 Gate Toggle Gate Toggle mo Gate Toggle mo Tip-flop toggles	de is enabled. de is disabled	and toggle flip	-flop is cleared				
bit 4	1 = Timer1 C	mer1 Gate Sing Bate Single-Pul Bate Single-Pul	se mode is en	abled and is co	ontrolling Timer	1 gate			
bit 3	T1GGO/DON 1 = Timer1 g 0 = Timer1 g	 0 = Timer1 Gate Single-Pulse mode is disabled T1GGO/DONE: Timer1 Gate Single-Pulse Acquisition Status bit 1 = Timer1 gate single-pulse acquisition is ready, waiting for an edge 0 = Timer1 gate single-pulse acquisition has completed or has not been started This bit is automatically cleared when T1GSPM is cleared. 							
bit 2	Indicates the	ner1 Gate Curro current state o y Timer1 Gate I	f the Timer1 g		be provided to ⁻	rmr1H:Tmr1L			
bit 1-0	11 = SYNC 10 = SYNC	C1OUT overflow outpu		bits					

REGISTER 7-2: T1GCON: TIMER1 GATE CONTROL REGISTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	—	_	ANSA5	ANSA4	—	ANSA2	ANSA1	ANSA0	41
APFCON	—	_	_	T1GSEL	—	COG1SEL	COG101SEL	COG100SEL	38
CCP1CON	_	_	DC1B	<1:0>		CCF	P1M<3:0>	•	73
INTCON	GIE	PEIE	T0IE	INTE	IOCIE	T0IF	INTF	IOCIF	15
PIE1	TMR1GIE	ADIE	_	_	—	HLTMR1IE	TMR2IE	TMR1IE	16
PIR1	TMR1GIF	ADIF	_	_	—	HLTMR1IF	TMR2IF	TMR1IF	18
PORTA	—	_	RA5	RA4	RA3	RA2	RA1	RA0	40
TMR1H	Holding Re	gister for the	Most Signif	icant Byte of	the 16-bit T	MR1 Register			50*
TMR1L	Holding Re	gister for the	Least Signi	ficant Byte o	f the 16-bit T	MR1 Register			50*
TRISA	—	_	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	40
T1CON	TMR1C	TMR1CS<1:0> T1CKPS<1:0> Reserved			Reserved	T1SYNC	—	TMR10N	58
T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM	T1GGO/ DONE	T1GVAL	T1GSS<1:0>		59

TABLE 7-5: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER1

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Timer1 module. * Page provides register information.

TIMER2 MODULE 8.0

The Timer2 module is an 8-bit timer with the following features:

- 8-Bit Timer Register (TMR2)
- 8-Bit Period Register (PR2)
- Interrupt on TMR2 Match with PR2
- Software Programmable Prescaler (1:1, 1:4, 1:16)
- Software Programmable Postscaler (1:1 to 1:16)

See Figure 8-1 for a block diagram of Timer2.

8.1 **Timer2 Operation**

The clock input to the Timer2 module is the system instruction clock (Fosc/4). The clock is fed into the Timer2 prescaler, which has prescale options of 1:1, 1:4 or 1:16. The output of the prescaler is then used to increment the TMR2 register.

The values of TMR2 and PR2 are constantly compared to determine when they match. TMR2 will increment from 00h until it matches the value in PR2. When a match occurs, two things happen:

- TMR2 is reset to 00h on the next increment cycle
- · The Timer2 postscaler is incremented




FIGURE 8-1:

The match output of the Timer2/PR2 comparator is then fed into the Timer2 postscaler. The postscaler has postscale options of 1:1 to 1:16 inclusive. The output of the Timer2 postscaler is used to set the TMR2IF interrupt flag bit in the PIR1 register.

The TMR2 and PR2 registers are both fully readable and writable. On any Reset, the TMR2 register is set to 00h and the PR2 register is set to FFh.

Timer2 is turned on by setting the TMR2ON bit in the T2CON register to a '1'. Timer2 is turned off by clearing the TMR2ON bit to a '0'.

The Timer2 prescaler is controlled by the T2CKPS bits in the T2CON register. The Timer2 postscaler is controlled by the TOUTPS bits in the T2CON register. The prescaler and postscaler counters are cleared when.

- A write to TMR2 occurs
- A write to T2CON occurs
- Any device Reset occurs (Power-on Reset, MCLR) Reset, Watchdog Timer Reset, or Brown-out Reset)

Note: TMR2 is not cleared when T2CON is written.

8.2 Timer2 Control Registers

REGISTER 8-1: T2CON: TIMER 2 CONTROL REGISTER

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
		TOUTPS<3:0>			TMR2ON	T2CKP	S<1:0>			
oit 7							bit			
Legend:										
R = Readat	ole bit	W = Writable b	bit	-	mented bit, read	1 as '0'				
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cl	eared	x = Bit is unkr	IOWN			
bit 7	Unimplem	ented: Read as 'o)'							
bit 6-3	TOUTPS<	3:0>: Timer2 Outp	ut Postscale	r Select bits						
	0000 = 1 :1	l Postscaler								
	0001 = 1:2	2 Postscaler								
	0010 = 1:3 Postscaler									
	0011 = 1:4 Postscaler									
	0100 = 1:5 Postscaler 0101 = 1:6 Postscaler									
		7 Postscaler								
		3 Postscaler 9 Postscaler								
		10 Postscaler								
		11 Postscaler								
		12 Postscaler								
	1100 = 1 :1	13 Postscaler								
	1101 = 1 :1	14 Postscaler								
	1110 = 1 :1	15 Postscaler								
	1111 = 1 :1	16 Postscaler								
oit 2	TMR2ON:	Timer2 On bit								
	1 = Timer2 0 = Timer2									
bit 1-0	T2CKPS<	1:0>: Timer2 Clocl	Prescale Se	elect bits						
	00 = Preso	caler is 1								
	01 = Preso	caler is 4								
	1x = Preso	anlar in 10								

TABLE 8-1:SUMMARY OF REGISTERS ASSOCIATED WITH TIMER2

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page	
INTCON	GIE	PEIE	T0IE	INTE	IOCIE	T0IF	INTF	IOCIF	15	
PIE1	TMR1GIE	ADIE	E — — HLTMR1IE TMR2IE TMR1IE							
PIR1	TMR1GIF	ADIF		_		HLTMR1IF	TMR2IF	TMR1IF	18	
PR2	Timer2 Modu	Ile Period Reg	ister						61*	
TMR2	Holding Register for the 8-bit TMR2 Register									
T2CON		- TOUTPS<3:0> TMR2ON T2CKPS<1:0>							62	

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used for Timer2 module. * Page provides register information.

9.0 HARDWARE LIMIT TIMER (HLT) MODULE

The Hardware Limit Timer (HLT) module is a version of the Timer2-type modules. In addition to all the Timer2-type features, the HLT can be reset on rising and falling events from selected peripheral outputs.

The HLT primary purpose is to act as a timed hardware limit to be used in conjunction with asynchronous analog feedback applications. The external reset source synchronizes the HLTMR1 to an analog application.

In normal operation, the external reset source from the analog application should occur before the HLTMR1 matches the HLTPR1. This resets HLTMR1 for the next period and prevents the HLTimer1 Output from going active.


When the external reset source fails to generate a signal within the expected time, allowing the HLTMR1 to match the HLTPR1, then the HLTimer1 Output becomes active.

FIGURE 9-1: HLTMR1 BLOCK DIAGRAM

The HLT module incorporates the following features:

- 8-Bit Read-Write Timer Register (HLTMR1)
- 8-Bit Read-Write Period Register (HLTPR1)
- Software Programmable Prescaler
 - 1:1
 - 1:4
 - 1:16
- Software Programmable Postscaler:
 - 1:1 to 1:16, inclusive
- Interrupt on HLTMR1 Match with HLTPR1
- Eight Selectable Timer Reset Inputs (five reserved)
- Reset on Rising and Falling Event

Refer to Figure 9-1 for a block diagram of the HLT.



9.1 HLT Operation

The clock input to the HLT module is the system instruction clock (Fosc/4). HLTMR1 increments on each rising clock edge.

A 4-bit counter/prescaler on the clock input provides the following prescale options:

- · Direct Input
- · Divide-by-4
- Divide-by-16

The prescale options are selected by the prescaler control bits, H1CKPS<1:0> of the HLT1CON0 register.

The value of HLTMR1 is compared to that of the Period register, HLTPR1, on each clock cycle. When the two values match, then the comparator generates a match signal as the HLTimer1 output. This signal also resets the value of HLTMR1 to 00h on the next clock rising edge and drives the output counter/postscaler (see Section 9.2 "HLT Interrupt").

The time from HLT reset to the HLT output pulse is calculated as shown in Equation 9-1 below.

EQUATION 9-1: HLT OUTPUT

$$HLT Time = (HLTPR1 + 2) \bullet 4/Fosc$$

Unexpected operation may occur for HLT periods less than half the period of the expected external HLT Reset input.

The HLTMR1 and HLTPR1 registers are both directly readable and writable. The HLTMR1 register is cleared on any device Reset, whereas the HLTPR1 register initializes to FFh. Both the prescaler and postscaler counters are cleared on any of the following events:

- · A Write to the HLTMR1 Register
- A Write to the HLT1CON0 Register
- Power-on Reset (POR)
- Brown-out Reset (BOR)
- MCLR Reset
- Watchdog Timer (WDT) Reset
- · Stack Overflow Reset
- Stack Underflow Reset
- RESET Instruction.

Note: HLTMR1 is not cleared when HLT1CON0 is written.

9.2 HLT Interrupt

The HLT can also generate an optional device interrupt. The HLTMR1 output signal (HLTMR1-to-HLTPR1 match) provides the input for the 4-bit counter/ postscaler. The overflow output of the postscaler sets the HLTMR1IF bit of the PIR1 register. The interrupt is enabled by setting the HLTMR1 Match Interrupt Enable bit, HLTMR1IE of the PIE1 register.

A range of 16 postscale options (from 1:1 through 1:16 inclusive) can be selected with the postscaler control bits, H10UTPS<3:0>, of the HLT1CON0 register.

9.3 Peripheral Resets

Resets driven from the selected peripheral output prevents the HLTMR1 from matching the HLTPR1 register and generating an output. In this manner, the HLT can be used as a hardware time limit to other peripherals.

In this device, the primary purpose of the HLT is to limit the COG PWM duty cycle. Normally, the COG operation uses analog feedback to determine the PWM duty cycle. The same feedback signal is used as an HLT Reset input. The HLTPR1 register is set to occur at the maximum allowed duty cycle. If the analog feedback to the COG exceeds the maximum time, then an HLTMR1-to-HLTPR1 match will occur and generate the output needed to limit the COG drive output.

The HLTMR1 can be reset by one of several selectable peripheral sources. Reset inputs include:

- CCP1 Output
- Comparator 1 Output
- · Comparator 2 Output

The Reset input is selected with the H1ERS<2:0> bits of the HLT1CON1 register.

HLTMR1 Resets are synchronous with the HLT clock, i.e. HLTMR1 is cleared on the rising edge of the HLT clock after the enabled Reset event occurs.

The Reset can be enabled to occur on the rising and falling input event. Rising and falling event enables are selected with the respective H1REREN and H1FEREN bits of the HLT1CON1 register. External Resets do not cause an HLTMR1 output event.

9.4 HLTimer1 Output

The unscaled output of HLTMR1 is available only to the COG module, where it is used as a selectable limit to the maximum COG period.

9.5 HLT Operation During Sleep

The HLT cannot be operated while the processor is in Sleep mode. The contents of the HLTMR1 register will remain unchanged while the processor is in Sleep mode.

9.6 HLT Control Registers

REGISTER	R 9-1: HLT	1CON0: HLT1	CONTROL F	REGISTER 0				
U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	
—		H1OUT	PS<3:0>		H1ON	H1CKF	PS<1:0>	
bit 7							bit	
Legend:								
R = Readab	ole bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'		
u = Bit is un	nchanged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all	other Resets	
'1' = Bit is s	et	'0' = Bit is cle	ared					
bit 7	Unimpleme	ented: Read as '	0'					
bit 6-3	-	<3:0>: Hardware		Output Postsca	ler Select bits			
	0000 = 1:1			·				
	0001 = 1:2 Postscaler							
	0010 = 1:3 Postscaler							
	0011 = 1:4							
	0100 = 1:5 Postscaler							
	0101 = 1:6 Postscaler							
	0110 = 1:7							
	0111 = 1:8 1000 = 1:9							
	1001 = 1:10 Postscaler 1010 = 1:11 Postscaler							
		2 Postscaler						
		3 Postscaler						
	1101 = 1:1 4	4 Postscaler						
	1110 = 1:1	1110 = 1:15 Postscaler						
	1111 = 1:1 6	6 Postscaler						
bit 2	H1ON: Har	dware Limit Time	er 1 On bit					
	1 = Timer is on							
	0 = Timer i	s off						
bit 1-0	H1CKPS<1	:0>: Hardware L	imit Timer 1 C	lock Prescale S	elect bits			
	00 = Presc a	aler is 1	_					
	01 = Presca							

REGISTER 9-1: HLT1CON0: HLT1 CONTROL REGISTER 0

U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0			
—	—	—		H1ERS<2:0>		H1FEREN	H1REREN			
bit 7							bit 0			
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimplem	ented bit, read	d as '0'				
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value at	POR and BO	R/Value at all	other Resets			
'1' = Bit is set		'0' = Bit is clea	ared							
bit 7-5	Unimplemen	ted: Read as '	0'							
bit 4-2	H1ERS<2:0>	: Hardware Lin	nit Timer 1 Pe	ripheral Reset Se	elect bits					
	000 = CCP1	l Out								
	001 = C1OU	JT								
	010 = C2OU									
	011 = COG									
	100 = COG									
		01 = COG10UT1								
		rved - '0' input								
		rved - '0' input								
bit 1	H1FEREN: H	ardware Limit	Timer 1 Falling	g Edge Reset En	able bit					
	1 = HLTMR1 will reset on the first clock after a falling edge of selected Reset source									
	0 = Falling e	dges of selecte	d source have	e no effect						
bit 0	H1REREN: H	lardware Limit	Timer 1 Rising	g Edge Reset En	able bit					
	1 = HLTMR1	will reset on th	ne first clock a	fter a rising edge	e of selected F	Reset source				
		lges of selecte								

REGISTER 9-2: HLT1CON1: HLT1 CONTROL REGISTER 1

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CCP1CON	—	-	DC1B<1:0>			CCP1M<3:0>			
CM1CON0	C1ON	C1OUT	C10E	C1POL	C1ZLF	C1SP	C1HYS	C1SYNC	113
CM1CON1	C1INTP	C1INTN	C1PCI	H<1:0>	—	_		C1NCH0	114
CM2CON0	C2ON	C2OUT	C2OE	C2POL	C2ZLF	C2SP	C2HYS	C2SYNC	113
CM2CON1	C2INTP	C2INTN	C2PCI	H<1:0>	—	_	_	C2NCH0	114
INTCON	GIE	PEIE	T0IE	INTE	IOCIE	T0IF	INTF	IOCIF	15
PIE1	TMR1GIE	ADIE	-	_	—	HLTMR1IE	TMR2IE	TMR1IE	16
PIR1	TMR1GIF	ADIF	_	_	—	HLTMR1IF	TMR2IF	TMR1IF	18
HLTMR1	Holding Register for the 8-bit Hardware Limit Timer1 Register								63*
HLTPR1	HLTMR1 Module Period Register								63*
HLT1CON0	_	H1OUTPS<3:0> H1ON H1CKPS<1:0>					65		
HLT1CON1	_		_		H1ERS<2:0>		H1FEREN	H1REREN	66

Legend: — = unimplemented location, read as '0'. Shaded cells do not affect the HLT module operation. * Page provides register information.

10.0 CAPTURE/COMPARE/PWM MODULES

The Capture/Compare/PWM modules is a peripheral which allows the user to time and control different events, and to generate Pulse-Width Modulation (PWM) signals. In Capture mode, the peripheral allows the timing of the duration of an event. The Compare mode allows the user to trigger an external event when a predetermined amount of time has expired. The PWM mode can generate Pulse-Width Modulated signals of varying frequency and duty cycle.

10.1 Capture Mode

Capture mode makes use of the 16-bit Timer1 resource. When an event occurs on the CCP1 pin, the 16-bit CCPR1H:CCPR1L register pair captures and stores the 16-bit value of the TMR1H:TMR1L register pair, respectively. An event is defined as one of the following and is configured by the CCP1M<3:0> bits of the CCP1CON register:

- Every Falling Edge
- Every Rising Edge
- Every 4th Rising Edge
- · Every 16th Rising Edge

When a capture is made, the Interrupt Request Flag bit CCP1IF of the PIR2 register is set. The interrupt flag must be cleared in software. If another capture occurs before the value in the CCPR1H, CCPR1L register pair is read, the old captured value is overwritten by the new captured value.


Figure 10-1 shows a simplified diagram of the Capture operation.

10.1.1 CCP1 PIN CONFIGURATION

In Capture mode, the CCP1 pin should be configured as an input by setting the associated TRIS control bit.

Note:	If the CCP1 pin is configured as an output,								
	a write to the port can cause a capture								
	condition.								

FIGURE 10-1: CAPTURE MODE OPERATION BLOCK DIAGRAM



10.1.2 TIMER1 MODE RESOURCE

Timer1 must be running in Timer mode or Synchronized Counter mode for the CCP1 module to use the capture feature. In Asynchronous Counter mode, the capture operation may not work.

See **Section 7.0 "Timer1 Module with Gate Control"** for more information on configuring Timer1.

10.1.3 SOFTWARE INTERRUPT MODE

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep the CCP1IE interrupt enable bit of the PIE2 register clear to avoid false interrupts. Additionally, the user should clear the CCP1IF interrupt flag bit of the PIR2 register following any change in Operating mode.

Note:	Clocking Timer1 from the system clock							
	(Fosc) should not be used in Capture							
	mode. In order for Capture mode to							
	recognize the trigger event on the CCP1							
	pin, Timer1 must be clocked from the							
	instruction clock (Fosc/4) or from an							
	external clock source.							

10.1.4 CCP1 PRESCALER

There are four prescaler settings specified by the CCP1M<3:0> bits of the CCP1CON register. Whenever the CCP1 module is turned off or the CCP1 module is not in Capture mode, the prescaler counter is cleared. Any Reset will clear the prescaler counter.

Switching from one capture prescaler to another does not clear the prescaler and may generate a false interrupt. To avoid this unexpected operation, turn the module off by clearing the CCP1CON register before changing the prescaler. Example 10-1 demonstrates the code to perform this function.

EXAMPLE 10-1: CHANGING BETWEEN CAPTURE PRESCALERS

BANKSEI	L CCP1CON	;Set Bank bits to point ;to CCP1CON
CLRF	CCP1CON	;Turn CCP1 module off
MOVLW	NEW_CAPT_E	?S;Load the W reg with
		;the new prescaler
		;move value and CCP1 ON
MOVWF	CCP1CON	;Load CCP1CON with this
		;value

10.1.5 CAPTURE DURING SLEEP

Capture mode depends upon the Timer1 module for proper operation. If the Timer1 clock input source is a clock that is not disabled during Sleep, Timer1 will continue to operate and Capture mode will operate during Sleep to wake the device. The T1CKI is an example of a clock source that will operate during Sleep.

When the input source to Timer1 is disabled during Sleep, such as the HFINTOSC, Timer1 will not increment during Sleep. When the device wakes from Sleep, Timer1 will continue from its previous state.

TABLE 10-1: SUMMARY OF REGISTERS ASSOCIATED WITH CAPTURE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CCP1CON	—	—	DC1B	<1:0>		CCP1M<	:3:0>		73
CCPR1L	Capture/Co	Capture/Compare/PWM Register x Low Byte (LSB)							
CCPR1H	Capture/Co	mpare/PWM	Register x H	igh Byte (MS	SB)				67*
INTCON	GIE	PEIE	T0IE	INTE	IOCIE	T0IF	INTF	IOCIF	15
PIE1	TMR1GIE	ADIE	-	_	_	HLTMR1IE	TMR2IE	TMR1IE	16
PIE2	_	_	C2IE	C1IE	_	COG1IE	_	CCP1IE	17
PIR1	TMR1GIF	ADIF	_			HLTMR1IF	TMR2IF	TMR1IF	18
PIR2	—		C2IF	C1IF		COG1IF		CCP1IF	19
T1CON	TMR1C	:S<1:0>	T1CKP	S<1:0>	Reserved	T1SYNC	—	TMR10N	58
T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM	T1GGO/ DONE	T1GVAL	T1GS	59	
TMR1H	Holding Register for the Most Significant Byte of the 16-bit TMR1 Register								50*
TMR1L	Holding Register for the Least Significant Byte of the 16-bit TMR1 Register								50*
TRISA		_	TRISA5	TRISA4	TRISA3 ⁽¹⁾	TRISA2	TRISA1	TRISA0	40

Legend: — = Unimplemented location, read as '0'. Shaded cells are not used by Capture mode.

* Page provides register information.

Note 1: TRISA3 always reads '1'.

10.2 Compare Mode

Compare mode makes use of the 16-bit Timer1 resource. The 16-bit value of the CCPR1H:CCPR1L register pair is constantly compared against the 16-bit value of the TMR1H:TMR1L register pair. When a match occurs, one of the following events can occur:


- Toggle the CCP1 Output
- · Set the CCP1 Output
- Clear the CCP1 Output
- Generate a Special Event Trigger
- Generate a Software Interrupt

The action on the pin is based on the value of the CCP1M<3:0> control bits of the CCP1CON register. At the same time, the interrupt flag CCP1IF bit is set.

All Compare modes can generate an interrupt.

Figure 10-2 shows a simplified diagram of the Compare operation.

FIGURE 10-2: COMPARE MODE OPERATION BLOCK DIAGRAM



10.2.1 CCP1 PIN CONFIGURATION

The user must configure the CCP1 pin as an output by clearing the associated TRIS bit.

Note: Clearing the CCP1CON register will force the CCP1 compare output latch to the default low level. This is not the PORT I/O data latch.

10.2.2 TIMER1 MODE RESOURCE

In Compare mode, Timer1 must be running in either Timer mode or Synchronized Counter mode. The compare operation may not work in Asynchronous Counter mode.

See Section 7.0 "Timer1 Module with Gate Control" for more information on configuring Timer1.

Note: Clocking Timer1 from the system clock (Fosc) should not be used in Compare mode. In order for Compare mode to recognize the trigger event on the CCP1 pin, TImer1 must be clocked from the instruction clock (Fosc/4) or from an external clock source.

10.2.3 SOFTWARE INTERRUPT MODE

When Generate Software Interrupt mode is chosen (CCP1M<3:0> = 1010), the CCP1 module does not assert control of the CCP1 pin (see the CCP1CON register).

10.2.4 SPECIAL EVENT TRIGGER

When Special Event Trigger mode is chosen (CCP1M<3:0> = 1011), the CCP1 module does the following:

- · It resets Timer1
- It starts an ADC conversion if ADC is enabled

The CCP1 module does not assert control of the CCP1 pin in this mode.

The Special Event Trigger output of the CCP1 occurs immediately upon a match between the TMR1H, TMR1L register pair and the CCPR1H, CCPR1L register pair. The TMR1H, TMR1L register pair is not reset until the next rising edge of the Timer1 clock. The Special Event Trigger output starts an A/D conversion (if the A/D module is enabled). This allows the CCPR1H, CCPR1L register pair to effectively provide a 16-bit programmable period register for Timer1.

TABLE 10-2: SPECIAL EVENT TRIGGER

Device	CCP1			
PIC12F752 PIC12HV752	CCP1			

Refer to Section 12.0 "Analog-to-Digital Converter (ADC) Module" for more information.

- Note 1: The Special Event Trigger from the CCP module does not set interrupt flag bit TMR1IF of the PIR1 register.
 - 2: Removing the match condition by changing the contents of the CCPR1H and CCPR1L register pair, between the clock edge that generates the Special Event Trigger and the clock edge that generates the Timer1 Reset, will preclude the Reset from occurring.

10.2.5 COMPARE DURING SLEEP

The Compare mode is dependent upon the system clock (Fosc) for proper operation. Since Fosc is shut down during Sleep mode, the Compare mode will not function properly during Sleep.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CCP1CON	—	-	DC1B	<1:0>	CCP1M<3:0>				73
CCPR1L	Capture/Compare/PWM Register 1 Low Byte (LSB)								67*
CCPR1H	Capture/Co	mpare/PWM	Register 1 H	ligh Byte (MS	SB)				67*
INTCON	GIE	PEIE	T0IE	INTE	IOCIE	T0IF	INTF	IOCIF	15
PIE1	TMR1GIE	ADIE	_	_	—	HLTMR1IE	TMR2IE	TMR1IE	16
PIE2	—	_	C2IE	C1IE	—	COG1IE	_	CCP1IE	17
PIR1	TMR1GIF	ADIF	_		—	HLTMR1IF	TMR2IF	TMR1IF	18
PIR2	—		C2IF	C1IF	—	COG1IF		CCP1IF	19
T1CON	TMR1C	:S<1:0>	T1CKP	S<1:0>	Reserved	T1SYNC	— TMR1ON		58
T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM	T1GGO/DONE	T1GVAL	T1GS	59	
TMR1H	Holding Register for the Most Significant Byte of the 16-bit TMR1 Register								50*
TMR1L	Holding Register for the Least Significant Byte of the 16-bit TMR1 Register								50*
TRISA	_		TRISA5	TRISA4	TRISA3 ⁽¹⁾	TRISA2	TRISA1	TRISA0	40

TABLE 10-3: SUMMARY OF REGISTERS ASSOCIATED WITH COMPARE

Legend: — = Unimplemented location, read as '0'. Shaded cells are not used by Compare mode. * Page provides register information.

Note 1: TRISA3 always reads '1'.

10.3 PWM Overview

Pulse-Width Modulation (PWM) is a scheme that provides power to a load by switching quickly between fully-on and fully-off states. The PWM signal resembles a square wave where the high portion of the signal is considered the on state and the low portion of the signal is considered the off state. The high portion, also known as the pulse width, can vary in time and is defined in steps. A larger number of steps applied, which lengthens the pulse width, also supplies more power to the load. Lowering the number of steps applied, which shortens the pulse width, supplies less power. The PWM period is defined as the duration of one complete cycle or the total amount of on and off time combined.

PWM resolution defines the maximum number of steps that can be present in a single PWM period. A higher resolution allows for more precise control of the pulse width time and in turn the power that is applied to the load.

The term duty cycle describes the proportion of the on time to the off time and is expressed in percentages, where 0% is fully off and 100% is fully on. A lower duty cycle corresponds to less power applied and a higher duty cycle corresponds to more power applied.

Figure 10-3 shows a typical waveform of the PWM signal.

10.3.1 STANDARD PWM OPERATION

The standard PWM mode generates a Pulse-Width modulation (PWM) signal on the CCP1 pin with up to ten bits of resolution. The period, duty cycle and resolution are controlled by the following registers:

- PR2 Registers
- T2CON Registers
- CCPR1L Registers
- CCP1CON Registers

Figure 10-4 shows a simplified block diagram of PWM operation.

- Note 1: The corresponding TRIS bit must be cleared to enable the PWM output on the CCP1 pin.
 - **2:** Clearing the CCP1CON register will relinquish control of the CCP1 pin.

FIGURE 10-3: CCP1 PWM OUTPUT SIGNAL





FIGURE 10-4:

SIMPLIFIED PWM BLOCK DIAGRAM



10.3.2 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the CCP1 module for standard PWM operation:

- 1. Disable the CCP1 pin output driver by setting the associated TRIS bit
- 2. Load the PR2 register with the PWM period value
- Configure the CCP1 module for the PWM mode by loading the CCP1CON register with the appropriate values
- Load the CCPR1L register and the DC1B<1:0> bits of the CCP1CON register, with the PWM duty cycle value
- 5. Configure and start Timer2:
 - Clear the TMR2IF interrupt flag bit of the PIR1 register (see Note below)
 - Configure the T2CKPS bits of the T2CON register with the Timer prescale value
 - Enable the Timer by setting the TMR2ON bit of the T2CON register
- 6. Enable PWM output pin:
 - Wait until the Timer overflows and the TMR2IF bit of the PIR1 register is set. See Note below
 - Enable the CCP1 pin output driver by clearing the associated TRIS bit
- Note: In order to send a complete duty cycle and period on the first PWM output, the above steps must be included in the setup sequence. If it is not critical to start with a complete PWM signal on the first output, then step 6 may be ignored.

10.3.3 PWM PERIOD

The PWM period is specified by the PR2 register of Timer2. The PWM period can be calculated using the formula of Equation 10-1.

EQUATION 10-1: PWM PERIOD

 $PWM Period = [(PR2) + 1] \bullet 4 \bullet Tosc \bullet$ (TMR2 Prescale Value)Note 1: Tosc = 1/Fosc

When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The CCP1 pin is set (exception: If the PWM duty cycle = 0%, the pin will not be set)
- The PWM duty cycle is latched from CCPR1L into CCPR1H

Note: The Timer postscaler (see Section 8.1 "Timer2 Operation") is not used in the determination of the PWM frequency.

10.3.4 PWM DUTY CYCLE

The PWM duty cycle is specified by writing a 10-bit value to multiple registers: CCPR1L register and DC1B<1:0> bits of the CCP1CON register. The CCPR1L contains the eight MSbs and the DC1B<1:0> bits of the CCP1CON register contain the two LSbs. CCPR1L and DC1B<1:0> bits of the CCP1CON register can be written to at any time. The duty cycle value is not latched into CCPR1H until after the period completes (i.e. a match between PR2 and TMR2 registers occurs). While using the PWM, the CCPR1H register is read-only.

Equation 10-2 is used to calculate the PWM pulse width.

Equation 10-3 is used to calculate the PWM duty cycle ratio.

EQUATION 10-2: PULSE WIDTH

$$Pulse Width = (CCPR1L:CCP1CON < 5:4>) \bullet$$

TOSC • (TMR2 Prescale Value)

EQUATION 10-3: DUTY CYCLE RATIO

 $Duty Cycle Ratio = \frac{(CCPRxL:CCPxCON < 5:4>)}{4(PRx + 1)}$

The CCPR1H register and a 2-bit internal latch are used to double buffer the PWM duty cycle. This double buffering is essential for glitchless PWM operation.

The 8-bit timer TMR2 register is concatenated with either the 2-bit internal system clock (FOSC), or two bits of the prescaler, to create the 10-bit time base. The system clock is used if the Timer2 prescaler is set to 1:1.

When the 10-bit time base matches the CCPR1H and 2-bit latch, then the CCP1 pin is cleared (see Figure 10-4).

10.4 CCP Control Registers

U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0		
_	_	DC1B<1:0>			CCP1I	M<3:0>			
bit 7	•			•			bit		
Legend:									
R = Readab	ole bit	W = Writable bit		U = Unimpler	mented bit, read	d as '0'			
u = Bit is un	changed	x = Bit is unknow	/n	-n/n = Value a	at POR and BC	R/Value at all	other Reset		
'1' = Bit is s	et	'0' = Bit is cleare	d						
bit 7-6	Unimplem	ented: Read as '0'							
bit 5-4	-	>: PWM Duty Cycle	Least Sign	ificant bits					
	<u>Capture mo</u> Unused		0						
	<u>Compare n</u> Unused	node:							
	PWM mode	<u>e:</u>							
	These bits	are the two LSbs of	the PWM d	luty cycle. The	eight MSbs are	e found in CCP	R1L.		
bit 3-0	CCP1M<3:	0>: CCP1 Mode Se	lect bits						
		pture/Compare/PW	M off (reset	s CCP1 module	e)				
	0001 = Re	eserved Impare mode: toggle		matab					
	0010 – Co 0011 – Re		output on	Indun					
	0100 = Ca	pture mode: every fa	alling edge						
	0101 = Ca	pture mode: every ri	sing edge						
	0110 = Capture mode: every 4th rising edge								
	0111 = Ca	pture mode: every 1	6th rising e	edge					
		1000 = Compare mode: initialize CCP1 pin low; set output on compare match (set CCP1IF)							
		mpare mode: initializ							
		mpare mode: generation mpare mode: Specia							
		nversion if A/D modu					and starts All		
			ile is enabl	ea)					

REGISTER 10-1: CCP1CON: CCP1 CONTROL REGISTER

11.0 COMPLEMENTARY OUTPUT GENERATOR (COG) MODULE

The primary purpose of the Complementary Output Generator (COG) is to convert a single output PWM signal into a two output complementary PWM signal. The COG can also convert two separate input events into a single or complementary PWM output.

The COG PWM frequency and duty cycle are determined by a rising event input and a falling event input. The rising event and falling event may be the same source. Sources may be synchronous or asynchronous to the COG_clock.

The rate at which the rising event occurs determines the PWM frequency. The time from the rising event input to the falling event input determines the duty cycle.

A selectable clock input is used to generate the phase delay, blanking and dead-band times.

A simplified block diagram of the COG is shown in Figure 11-1.

The COG module has the following features:

- · Selectable clock source
- · Selectable rising event source
- · Selectable falling event source
- Selectable edge or level event sensitivity
- · Independent output enables
- Independent output polarity selection
- Phase delay
- Dead-band control with independent rising and falling event dead-band times
- Blanking control with independent rising and falling event blanking times
- · Auto-shutdown control with:
 - Selectable shutdown sources
 - Auto-restart enable
 - Auto-shutdown pin override control

11.1 Fundamental Operation

The COG generates a two output complementary PWM waveform from rising and falling event sources. In the simplest configuration, the rising and falling event sources are the same signal, which is a PWM signal with the desired period and duty cycle. The COG converts this single PWM input into a dual complementary PWM output. The frequency and duty cycle of the dual PWM output match those of the single input PWM signal. The off-to-on transition of each output can be delayed from the on-to-off transition of the other output, thereby, creating a time immediately after the PWM transition where neither output is driven. This is referred to as dead time and is covered in **Section 11.5 "Dead-Band Control"**.

A typical operating waveform, with dead band, generated from a single CCP1 input is shown in Figure 11-2.

The COG can also generate a PWM waveform from a periodic rising event and a separate falling event. In this case, the falling event is usually derived from analog feedback within the external PWM driver circuit. In this configuration, high-power switching transients may trigger a false falling event that needs to be blanked out. The COG can be configured to blank falling (and rising) event inputs for a period of time immediately following the rising (and falling) event drive output. This is referred to as input blanking and is covered in Section 11.6 "Blanking Control".

It may be necessary to guard against the possibility of circuit faults. In this case, the active drive must be terminated before the Fault condition causes damage. This is referred to as auto-shutdown and is covered in **Section 11.8 "Auto-Shutdown Control"**.

A feedback falling event arriving too late or not at all can be terminated with auto-shutdown or by using one of the event inputs that is logically or'd with the hardware limit timer (HLT). See Section 9.0 "Hardware Limit Timer (HLT) Module" for more information about the HLT.

The COG can be configured to operate in phase delayed conjunction with another PWM. The active drive cycle is delayed from the rising event by a phase delay timer. Phase delay is covered in more detail in **Section 11.7 "Phase Delay"**.

A typical operating waveform, with phase delay and dead band, generated from a single CCP1 input is shown in Figure 11-3.






FIGURE 11-2: TYPICAL COG OPERATION WITH CCP1





FIGURE 11-3: COG OPERATION WITH CCP1 AND PHASE DELAY



11.2 Clock Sources

The COG_clock is used as the reference clock to the various timers in the peripheral. Timers that use the COG_clock include:

- · Rising and falling dead-band time
- · Rising and falling blanking time
- · Rising event phase delay

Clock sources available for selection include:

- 8 MHz HFINTOSC
- Instruction clock (Fosc/4)
- System clock (Fosc)

The clock source is selected with the GxCS<1:0> bits of the COGxCON0 register (Register 11-1).

11.3 Selectable Event Sources

The COG uses two independently selectable event sources to generate the complementary waveform:

- · Rising event source
- · Falling event source

Level or edge sensitive modes are available for each event input.

The rising event source is selected with the GxRS<2:0> bits and the mode is controlled with the GxRSIM bit. The falling event source is selected with the GxFS<2:0> bits and the mode is controlled with the GxFSIM bit. Selection and mode control bits for both sources are located in the COGxCON1 register (Register 11-2).


11.3.1 EDGE VS. LEVEL SENSING

Event input detection may be selected as level or edge sensitive. In general, events that are driven from a periodic source should be edge detected and events that are derived from voltage thresholds at the target circuit should be level sensitive. Consider the following two examples:

1. The first example is an application in which the period is determined by a 50% duty cycle clock and the COG output duty cycle is determined by a voltage level fed back through a comparator. If the clock input is level sensitive, then duty cycles less than 50% will exhibit erratic operation.

2. The second example is similar to the first except that the duty cycle is close to 100%. The feedback comparator high-to-low transition trips the COG drive off but almost immediately the period source turns the drive back on. If the off cycle is short enough then the comparator input may not reach the low side of the hysteresis band precluding an output change. The comparator output stays low and without a high-to-low transition to trigger the edge sense then the drive of the COG output will be stuck in a constant drive-on condition. See Figure 11-4

FIGURE 11-4: EDGE VS LEVEL SENSE



11.3.2 RISING EVENT

The rising event starts the PWM output active duty cycle period. The rising event is the low-to-high transition of the selected rising event source. When the phase delay and rising event dead-band time values are zero, the COGxOUT0 output starts immediately. Otherwise, the COGxOUT0 output is delayed. The rising event causes all the following actions:

- Start rising event phase delay counter (if enabled)
- Clear COGxOUT1 after phase delay
- Start falling event input blanking (if enabled)
- · Start dead-band counter (if enabled)
- Set COGxOUT0 output after dead-band counter expires

11.3.3 FALLING EVENT

The falling event terminates the PWM output active duty cycle period. The falling event is the high-to-low transition of the selected falling event source. When the falling event dead-band time value is zero, the COGxOUT1 output starts immediately. Otherwise, the COGxOUT1 output is delayed. The falling event causes all the following actions:

- Clear COGxOUT0
- Start rising event input blanking (if enabled)
- Start falling event dead-band counter (if enabled)
- Set COGxOUT1 output after dead-band counter expires

11.4 Output Control

Immediately after the COG module is enabled, the complementary drive is configured with COGxOUT0 drive cleared and COGxOUT1 drive active.

11.4.1 OUTPUT ENABLES

Each COG output pin has individual output enable controls. Output enables are selected with the GxOE0 and GxOE1 bits of the COGxCON0 register. When an output enable control is cleared, the module asserts no control over the pin. When an output enable is set, the override value or active PWM waveform is applied to the pin per the port priority selection.

The output pin enables are independent of the module enable bit, GxEN. When GxEN is cleared, the shutdown override levels are present on the COG output pins for which the output enables are active.

11.4.2 POLARITY CONTROL

The polarity of each COG output can be selected independently. When the output polarity bit is set, the corresponding output is active low. Clearing the output polarity bit configures the corresponding output as active high. However, polarity does not affect the override levels.

Output polarity is selected with the GxPOL0 and GxPOL1 bits of the COGxCON0 register.

11.5 Dead-Band Control

The dead-band control provides for non-overlapping PWM output signals to prevent shoot through current in the external power switches.

The COG contains two 4-bit dead-band counters. One dead-band counter is used for rising event dead-band control. The other is used for falling event dead-band control.

Dead band is timed by counting COG_clock periods from zero up to the value in the dead-band count register. Use Equation 11-1 to calculate dead-band times.

11.5.1 RISING EVENT DEAD BAND

Rising event dead band delays the turn-on of COGxOUT0 from when COGxOUT1 is turned off. The rising event dead-band time starts when the rising event output goes true.

The rising event output into the dead-band counter may be delayed by the phase delay. When the phase delay time is zero, the rising event output goes true coincident with the unblanked rising input event. When the phase delay time is not zero, the rising event output goes true at the completion of the phase delay time.

The rising event dead-band time is set by the value contained in the GxDBR<3:0> bits of the COGxDB register. When the value is zero, rising event dead band is disabled.

11.5.2 FALLING EVENT DEAD BAND

Falling event dead band delays the turn-on of COGxOUT1 from when COGxOUT0 is turned off. The falling event dead-band time starts when the falling event output goes true. The falling event output goes true coincident with the unblanked falling input event.

The falling event dead-band time is set by the value contained in the GxDBF<3:0> bits of the COGxDB register. When the value is zero, falling event dead band is disabled.

11.5.3 DEAD-BAND TIME UNCERTAINTY

When the rising and falling events that trigger the dead-band counters come from asynchronous inputs, it creates uncertainty in the dead-band time. The maximum uncertainty is equal to one COG_clock period. Refer to Equation 11-1 for more detail.

11.5.4 DEAD-BAND OVERLAP

There are two cases of dead-band overlap:

- · Rising-to-falling
- Falling-to-rising

11.5.4.1 Rising-to-Falling Overlap

In this case, the falling event occurs while the rising event dead-band counter is still counting. When this happens, the COGxOUT0 drive is suppressed and the dead band extends by the falling event dead-band time. At the termination of the extended dead-band time, the COGxOUT1 drive goes true.

11.5.4.2 Falling-to-Rising Overlap

In this case, the rising event occurs while the falling event dead-band counter is still counting. When this happens, the COGxOUT1 drive is suppressed and the dead band extends by the rising event dead-band time. At the termination of the extended dead-band time, the COGxOUT0 drive goes true.

11.6 Blanking Control

Input blanking is a function whereby the event inputs can be masked or blanked for a short period of time. This is to prevent electrical transients caused by the turn-on/off of power components from generating a false input event.

The COG contains two 4-bit blanking counters. The counters are cross coupled with the events they are blanking. The falling event blanking counter is used to blank rising input events and the rising event blanking counter is used to blank falling input events. Once started, blanking extends for the time specified by the corresponding blanking counter.

Blanking is timed by counting COG_clock periods from zero up to the value in the blanking count register. Use Equation 11-1 to calculate blanking times.

11.6.1 RISING EVENT INPUT BLANKING

The falling event blanking counter inhibits the rising input from triggering a rising event. The falling event blanking time starts when the rising event output drive goes false.

The falling event blanking time is set by the value contained in the GxBLKF<3:0> bits of the COGxBLK register. Blanking times are calculated using the formula shown in Equation 11-1.

When the GxBLKF<3:0> value is '0', falling event blanking is disabled and the blanking counter output is true, thereby, allowing the event signal to pass straight through to the event trigger circuit.

11.6.2 FALLING EVENT INPUT BLANKING

The rising event blanking counter inhibits the falling input from triggering a falling event. The rising event blanking time starts when the falling event output drive goes false.

The rising event blanking time is set by the value contained in the GxBLKR<3:0> bits of the COGxBLK register.

When the GxBLKR<3:0> value is '0', rising event blanking is disabled and the blanking counter output is true, thereby, allowing the event signal to pass straight through to the event trigger circuit.

11.6.3 BLANKING TIME UNCERTAINTY

When the rising and falling events that trigger the blanking counters are asynchronous to the COG_clock, it creates uncertainty in the blanking time. The maximum uncertainty is equal to one COG_clock period. Refer to Equation 11-1 and Example 11-1 for more detail.

11.7 Phase Delay

It is possible to delay the assertion of the rising event. This is accomplished by placing a non-zero value in COGxPH register. Refer to Register 11-6 and Figure 11-3 for COG operation with CCP1 and phase delay. The delay from the input rising event signal switching to the actual assertion of the events is calculated the same as the dead-band and blanking delays. Please see Equation 11-1.

When the COGxPH value is '0', phase delay is disabled and the phase delay counter output is true, thereby, allowing the event signal to pass straight through to complementary output driver flop.

11.7.1 CUMULATIVE UNCERTAINTY

It is not possible to create more than one COG clock of uncertainty by successive stages. Consider that the phase delay stage comes after the blanking stage, the dead-band stage comes after either the blanking or phase delay stages, and the blanking stage comes after the dead-band stage. When the preceding stage is enabled, the output of that stage is necessarily synchronous with the COG clock, which removes any possibility of uncertainty in the succeeding stage.

EQUATION 11-1: PHASE, DEAD-BAND, AND BLANKING TIME CALCULATION

T_{\min}	=	$\frac{\text{Count}}{F_{COG_clock}}$
$T_{\rm max}$	=	$\frac{\overline{\text{Count}} + 1}{F_{COG_clock}}$
T _{uncertainty}	=	$T_{\rm max} - T_{\rm min}$
Also: $T_{\rm uncertainty}$	=	$\frac{1}{F_{COG_clock}}$

Where:

т	Count
Phase Delay	GxPH<3:0>
Rising Dead Band	GxDBR<3:0>
Falling Dead Band	GxDBF<3:0>
Rising Event Blanking	GxBLKR<3:0>
Falling Event Blanking	GxBLKF<3:0>

EXAMPLE 11-1: TIMER UNCERTAINTY

Given: Count = Ah = 10d $F_{COG \ Clock} = 8 MHz$ Therefore: Tuncertain

$$= \frac{1}{8MHz} = 125ns$$

1

Proof:

$$T_{\min} = \frac{Count}{F_{COG_clock}}$$

= 125ns • 10d = 1.25µs
$$T_{\max} = \frac{Count + 1}{F_{COG_clock}}$$

= 125ns • (10d + 1)
= 1.375µs

Therefore:

$$T_{\text{uncertainty}} = T_{\text{max}} - T_{\text{min}}$$
$$= 1.375 \,\mu s - 1.25 \,\mu s$$
$$= 125 ns$$

11.8 Auto-Shutdown Control

Auto-shutdown is a method to immediately override the COG output levels with specific overrides that allow for safe shutdown of the circuit.

The shutdown state can be either cleared automatically or held until cleared by software.

11.8.1 SHUTDOWN

The shutdown state can be entered by either of the following two mechanisms:

- Software generated
- External Input

11.8.1.1 Software Generated Shutdown

Setting the GxASDE bit of the COGxASD register will force the COG into the shutdown state.

When auto-restart is disabled, the shutdown state will persist as long as the GxASDE bit is set.

When auto-restart is enabled, the GxASDE bit will clear automatically and resume operation on the next rising event. See Figure 11-5.

11.8.1.2 External Shutdown Source

External shutdown inputs provide the fastest way to safely suspend COG operation in the event of a fault condition. When any of the selected shutdown inputs goes true, the output drive latches are reset and the COG outputs will immediately go to the selected override levels without software delay.

Any combination of four input sources can be selected to cause a shutdown condition. The four sources include:

- HLTimer1 output
- C2OUT (low true)
- · C1OUT (low true)
- COG1FLT pin (low true)

Shutdown inputs are selected independently with bits <3:0> of the COGxASD register (Register 11-3).

Note:	Shutde	own inputs	are leve	el sen	sitive, not
	edge s	sensitive. T	he shutdo	wn st	ate cannot
	be cle	ared as loi	ng as the	shutc	lown input
	level	persists,	except	by	disabling
	auto-s	hutdown,			-

11.8.2 PIN OVERRIDE LEVELS

The levels driven to the output pins, while the shutdown input is true, are controlled by the GxASDL0 and GxASDL1 bits of the COGxASD register (Register 11-3). GxASDL0 controls the GxOUT0 override level and GxASDL1 controls the GxOUT1 override level. The control bit logic level corresponds to the output logic drive level while in the shutdown state.

Note: The polarity control does not apply to the override level.

11.8.3 AUTO-SHUTDOWN RESTART

After an auto-shutdown event has occurred, there are two ways to have the module resume operation:

- · Software controlled
- Auto-restart

The restart method is selected with the GxARSEN bit of the COGxASD register. Waveforms of a software controlled automatic restart are shown in Figure 11-5.

11.8.3.1 Software Controlled Restart

When the GxARSEN bit of the COGxASD register is cleared, the COG must be restarted after an auto-shutdown event by software.


The COG will resume operation on the first rising event after the GxASDE bit is cleared. Clearing the shutdown state requires all selected shutdown inputs to be false, otherwise, the GxASDE bit will remain set.

11.8.3.2 Auto-Restart

When the GxARSEN bit of the COGxASD register is set, then the COG will restart from the auto-shutdown state automatically.

The GxASDE bit will clear automatically and the COG will resume operation on the first rising event after all selected shutdown inputs go false.

FIGURE 11-5: AUTO-SHUTDOWN WAVEFORM – CCP1 AS RISING AND FALLING EVENT INPUT SOURCE



11.9 Buffer Updates

Changes to the phase, dead band, and blanking count registers need to occur simultaneously during COG operation to avoid unintended operation that may occur as a result of delays between each register write. This is accomplished with the GxLD bit of the COGxCON0 register and double buffering of the phase, blanking, and dead-band count registers.

Before the COG module is enabled, writing the count registers loads the count buffers without need of the GxLD bit. However, when the COG is enabled, the count buffers updates are suspended after writing the count registers until after the GxLD bit is set. When the GxLD bit is set, the phase, dead band and blanking register values are transferred to the corresponding buffers synchronous with COG operation. The GxLD bit is cleared by hardware to indicate that the transfer is complete.

11.10 Alternate Pin Selection

The COGxOUT0, COGxOUT1 and COGxFLT functions can be directed to alternate pins with control bits of the APFCON register. Refer to Register 5-1.

Note: The default COG outputs have high drive strength capability, whereas the alternate outputs do not.

11.11 Operation During Sleep

The COG continues to operate in Sleep provided that the COG_clock, rising event and falling event sources remain active.

The HFINTSOC remains active during Sleep when the COG is enabled and the HFINTOSC is selected as the COG_clock source.

11.12 Configuring the COG

The following steps illustrate how to properly configure the COG to ensure a synchronous start with the rising event input:

- 1. Configure the desired COGxFLT input, COGxOUT0 and COGxOUT1 pins with the corresponding bits in the APFCON register.
- 2. Clear all ANSELA register bits associated with pins that are used for COG functions.
- Ensure that the TRIS control bits corresponding to COGxOUT0 and COGxOUT1 are set so that both are configured as inputs. These will be set as outputs later.
- 4. Clear the GxEN bit, if not already cleared.
- 5. Set desired dead-band times with the COGxDB register.
- 6. Set desired blanking times with the COGxBLK register.
- 7. Set desired phase delay with the COGxPH register.
- 8. Setup the following controls in COGxASD auto-shutdown register:
 - Select desired shutdown sources.
 - Select both output overrides to the desired levels (this is necessary, even if not using auto-shutdown because start-up will be from a shutdown state).
 - Set the GxASDE bit and clear the GxARSEN bit.
- Select the desired rising and falling event sources and input modes with the COGxCON1 register.
- 10. Configure the following controls in COGxCON0 register:
 - Select the desired clock source
 - Select the desired output polarities
 - Set the output enables of the outputs to be used.
- 11. Set the GxEN bit.
- 12. Clear TRIS control bits corresponding to COGxOUT0 and COGxOUT1 to be used thereby configuring those pins as outputs.
- 13. If auto-restart is to be used, set the GxARSEN bit and the GxASDE will be cleared automatically. Otherwise, clear the GxASDE bit to start the COG.

11.13 COG Control Registers

REGISTER 11-1: COGxCON0: COG CONTROL REGISTER 0

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0		
GxEN	GxOE1	GxOE0	GxPOL1	GxPOL0	GxLD	GxCS	<1:0>		
bit 7		•					bit		
Legend:						(2)			
R = Readabl		W = Writable			nented bit, read				
u = Bit is unc	•	x = Bit is unk			at POR and BOI		ther Resets		
'1' = Bit is se	t	'0' = Bit is cle	ared	q = Value dep	ends on condit	ion			
bit 7	GxEN: COG	x Enable bit							
	1 = Module								
	0 = Module	is disabled							
bit 6	GxOE1: CO	GxOUT1 Outpu	t Enable bit						
		GxOUT1 is available on associated I/O pin							
		UT1 is not avai		ciated I/O pin					
bit 5		GxOUT0 Outpu							
	 1 = COGxOUT0 is available on associated I/O pin 0 = COGxOUT0 is not available on associated I/O pin 								
L:1. A				lated I/O pin					
bit 4		GxPOL1: COGxOUT1 Output Polarity bit 1 = Output is inverted polarity							
	0 = Output is normal polarity								
bit 3	•	OGxOUT0 Outp	•						
		1 = Output is inverted polarity							
	0 = Output is normal polarity								
bit 2	GxLD: COGx Load Buffers bit								
	1 = Phase, blanking, and dead-band buffers to be loaded with register values on next input events								
	0 = Register to buffer transfer is complete								
bit 1-0		GxCS<1:0>: COGx Clock Source Select bits							
	11 = Reserv		ok						
		HFINTOSC clo tion clock (Fosc							
	0 ± 1100100								

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
GxFSIM	GxRSIM		GxFS<2:0>			GxRS<2:0>	
bit 7							bit (
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
u = Bit is uncl	nanged	x = Bit is unk	nown	-n/n = Value a	at POR and BC	R/Value at all o	ther Resets
'1' = Bit is set	-	'0' = Bit is cle	ared	q = Value de	pends on condi	tion	
bit 7	1 = Input is	Gx Falling Sou edge sensitive level sensitive	Irce Input Mod	e bit			
bit 6	GxRSIM: COGx Rising Source Input Mode bit 1 = Input is edge sensitive 0 = Input is level sensitive						
bit 5-3	111 = COG 110 = CCP1 101 = C2OU	KFLT or HLTim or HLTimer1 JT or HLTimer' JT or HLTimer' KFLT JT	I	bits			
bit 2-0	111 = COGx 110 = CCP1 101 = C2OU	FLT or HLTime or HLTimer1 IT or HLTimer1 IT or HLTimer1 FLT		bits			

REGISTER 11-2: COGxCON1: COG CONTROL REGISTER 1

REGISTER				DOWN CONT					
R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0		
GxASDE	GxARSEN	GxASDL1	GxASDL0	GxASDSHLT	GxASDSC2	GxASDSC1	GxASDSFL		
bit 7							bit		
Legend:									
R = Readab	ole bit	W = Writable	bit	U = Unimpleme	ented bit, read a	as '0'			
u = Bit is un	changed	x = Bit is unkr	nown	-n/n = Value at	POR and BOR	/Value at all ot	ner Resets		
'1' = Bit is s	et	'0' = Bit is clea	ared	q = Value depe	ends on condition	on			
bit 7		uto-Shutdown E in the shutdown		t					
		not in the shutd							
bit 6	GxARSEN:	Auto-Restart En	able bit						
	1 = Auto-res	start is enabled							
	0 = Auto-res	start is disabled							
bit 5				verride Level bit					
	•	•		hen a shutdown	•				
	0	•		hen a shutdown	•				
bit 4				verride Level bit hen a shutdown					
	•	•		hen a shutdown	•				
bit 3	0	T: COG Auto-sh							
	1 = COG is	shutdown when	HLTMR equa	Is HLTPR is low					
	0 = HLTimer	⁻ 1 pin has no eff	ect on shutdo	wn					
bit 2		: COG Auto-shu							
		 1 = COG is shutdown when C2OUT is low 0 = C2OUT pin has no effect on shutdown 							
		-							
bit 1		COG Auto-shutdown Source Enable bit 1 shutdown when C1OUT is low							
		pin has no effect		-					
bit 0		F: COG Auto-sh							
		shutdown when							
	0 = COGxFL								

REGISTER 11-3: COGxASD: COG AUTO-SHUTDOWN CONTROL REGISTER

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
	GxDBR<3:0>				GxDBI	=<3:0>	
bit 7				-			bit 0
Legend:							
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
u = Bit is unchanged x = Bit is unknown			-n/n = Value at POR and BOR/Value at all other Resets				
'1' = Bit is set		'0' = Bit is clea	ared	q = Value dep	ends on condit	ion	

REGISTER 11-4: COGxDB: COG DEAD-BAND COUNT REGISTER

bit 7-4	GxDBR<3:0>: Rising Event Dead-band Count Value bits
	Number of COG clock periods to delay primary output after rising event input
bit 3-0	GxDBF<3:0>: Falling Event Dead-band Count Value bits

Number of COG clock periods to delay complementary output after falling event input

REGISTER 11-5: COGxBLK: COG BLANKING COUNT REGISTER

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	
GxBLKR<3:0>				GxBLKF<3:0>				
bit 7							bit 0	

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	q = Value depends on condition

bit 7-4	GxBLKR<3:0>: Rising Event Blanking Count Value bits
	Number of COGx clock periods to inhibit falling event input
bit 3-0	GxBLKF<3:0>: Falling Event Blanking Count Value bits
	Number of COGx clock periods to inhibit rising event input

REGISTER 11-6: COGxPH: COG PHASE COUNT REGISTER

U-0	U-0	U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u		
_	_	—	_	GxPH<3:0>					
bit 7									

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	q = Value depends on condition

bit 7-4 Unimplemented: Read as '0'

bit 3-0 **GxPH<3:0>:** Rising Event Phase Delay Count Value bits Number of COG clock periods to delay rising edge event

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	_	_	ANSA5	ANSA4	—	ANSA2	ANSA1	ANSA0	41
APFCON	_	_	_	T1GSEL	—	COG1FSEL	COG101SEL	COG100SEL	38
COG1PH		_	_	_	G1PH<3:0>				87
COG1BLK	K G1BLKR<3:0> G1BLKF<3:0>								87
COG1DB	G1DBR<3:0>					87			
COG1CON0	G1EN	G10E1	G1OE0	G1POL1	G1POL0	G1LD	G1CS1	G1CS0	84
COG1CON1	G1FSIM	G1RSIM		G1FS<2:0)>	85			
COG1ASD	G1ASDE	G1ARSEN	G1ASDL1	G1ASDL0	G1ASDSHLT	G1ASDSC2	G1ASDSC1	G1ASDSFLT	86
INTCON	GIE	PEIE	T0IE	INTE	IOCIE	T0IF	INTF	IOCIF	15
LATA	-		LATA5	LATA4	_	LATA2	LATA1	LATA0	40
PIE2	_	_	C2IE	C1IE	—	COG1IE	—	CCP1IE	17
PIR2	_	_	C2IF	C1IF	_	COG1IF	_	CCP1IF	19
TRISA	_	_	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	40

TABLE 11-1: SUMMARY OF REGISTERS ASSOCIATED WITH COG

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by COG.

Note 1: Other (non Power-up) Resets include MCLR Reset and Watchdog Timer Reset during normal operation.

2: See Configuration Word register (Register 17-1) for operation of all register bits.

12.0 ANALOG-TO-DIGITAL CONVERTER (ADC) MODULE

The Analog-to-Digital Converter (ADC) allows conversion of an analog input signal to a 10-bit binary representation of that signal. This device uses analog inputs, which are multiplexed into a single sample and hold circuit. The output of the sample and hold is connected to the input of the converter. The converter generates a 10-bit binary result via successive approximation and stores the conversion result into the ADC result registers (ADRESL and ADRESH).


The ADC voltage reference is software selectable to either VDD or a voltage applied to the external reference pins.

The ADC can generate an interrupt upon completion of a conversion. This interrupt can be used to wake-up the device from Sleep.

Figure 12-1 shows the block diagram of the ADC.

Note:	The ADRESL and ADRESH registers are
	read-only.

FIGURE 12-1: ADC BLOCK DIAGRAM



12.1 ADC Configuration

When configuring and using the ADC the following functions must be considered:

- Port configuration
- · Channel selection
- ADC voltage reference selection
- ADC conversion clock source
- · Interrupt control
- · Results formatting

12.1.1 PORT CONFIGURATION

The ADC can be used to convert both analog and digital signals. When converting analog signals, the I/O pin should be configured for analog by setting the associated TRIS and ANSEL bits. See the corresponding port section for more information.

Note:	Analog voltages on any pin that is defined
	as a digital input may cause the input buf-
	fer to conduct excess current.

12.1.2 CHANNEL SELECTION

The CHS bits of the ADCON0 register determine which channel is connected to the sample and hold circuit.

When changing channels, a delay is required before starting the next conversion. Refer to **Section 12.2 "ADC Operation"** for more information.

12.1.3 ADC VOLTAGE REFERENCE

The VCFG bit of the ADCON0 register provides control of the positive voltage reference. The positive voltage reference can be either VDD or an external voltage source. The negative voltage reference is always connected to the ground reference.

12.1.4 CONVERSION CLOCK

The source of the conversion clock is software selectable via the ADCS bits of the ADCON1 register. There are seven possible clock options:

- Fosc/2
- Fosc/4
- Fosc/8
- Fosc/16
- Fosc/32
- Fosc/64
- · FRC (dedicated internal oscillator)

The time to complete one bit conversion is defined as TAD. One full 10-bit conversion requires 11 TAD periods as shown in Figure 12-2.

For correct conversion, the appropriate TAD specification must be met. See A/D conversion requirements in **Section 20.0 "Electrical Specifications"** for more information. Table gives examples of appropriate ADC clock selections.

Note: Unless using the FRC, any changes in the system clock frequency will change the ADC clock frequency, which may adversely affect the ADC result.

ADC Clock F	Period (TAD)	Device Frequency (Fosc)						
ADC Clock Source	ADC Clock Source ADCS<2:0>		20 MHz 8 MHz		1 MHz			
Fosc/2	000	100 ns ⁽²⁾	250 ns ⁽²⁾	500 ns ⁽²⁾	2.0 μs			
Fosc/4	100	200 ns ⁽²⁾	500 ns ⁽²⁾	1.0 μs ⁽²⁾	4.0 μs			
Fosc/8	001	400 ns ⁽²⁾	1.0 μs ⁽²⁾	2.0 μs	8.0 μs ⁽³⁾			
Fosc/16	101	800 ns ⁽²⁾	2.0 μs	4.0 μs	16.0 μs ⁽³⁾			
Fosc/32	010	1.6 μs	4.0 μs	8.0 μs ⁽³⁾	32.0 μs ⁽³⁾			
Fosc/64	110	3.2 μs	8.0 μs ⁽³⁾	16.0 μs ⁽³⁾	64.0 μs ⁽³⁾			
Frc	x11	2-6 μs ^(1,4)	2-6 μs ^(1,4)	2-6 μs ^(1,4)	2-6 μs ^(1,4)			

TABLE 12-1: ADC CLOCK PERIOD (TAD) VS. DEVICE OPERATING FREQUENCIES (VDD > 3.0V)

Legend: Shaded cells are outside of recommended range.

Note 1: The FRC source has a typical TAD time of 4 μ s for VDD > 3.0V.

- 2: These values violate the minimum required TAD time.
- 3: For faster conversion times, the selection of another clock source is recommended.
- 4: When the device frequency is greater than 1 MHz, the FRC clock source is only recommended if the conversion will be performed during Sleep.

FIGURE 12-2: ANALOG-TO-DIGITAL CONVERSION TAD CYCLES

TCY to TAD TAD1	Tad2	TAD3	TAD4	TAD5	TAD6	TAD7	TAD8	TAD9	TAD10	TAD11	<u>. </u>
	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0	
Conversi	ion Sta	rts									
I Holding Capaci	tor is D	isconne	ected fro	m Anal	og Inpu	t (typica	lly 100	ns)			
							•]
Set GO/DONE bit						ADRESH and ADRESL registers are loaded, GO bit is cleared.					
							bit is s	,			
		Holding capacitor is connected to analog input									

12.1.5 INTERRUPTS

The ADC module allows for the ability to generate an interrupt upon completion of an Analog-to-Digital conversion. The ADC interrupt flag is the ADIF bit in the PIR1 register. The ADC interrupt enable is the ADIE bit in the PIE1 register. The ADIF bit must be cleared in software.

Note:	The ADIF bit is set at the completion of							
	every conversion, regardless of whether							
	or not the ADC interrupt is enabled.							

This interrupt can be generated while the device is operating or while in Sleep. If the device is in Sleep, the interrupt will wake-up the device. Upon waking from Sleep, the next instruction following the SLEEP instruction is always executed. If the user is attempting to wake-up from Sleep and resume in-line code execution, the global interrupt must be disabled. If the global interrupt is enabled, execution will switch to the Interrupt Service Routine.


© 2011-2013 Microchip Technology Inc.

12.1.6 RESULT FORMATTING

The 10-bit A/D conversion result can be supplied in two formats, left justified or right justified. The ADFM bit of the ADCON0 register controls the output format.

Figure 12-4 shows the two output formats.





12.2 ADC Operation

12.2.1 STARTING A CONVERSION

To enable the ADC module, the ADON bit of the ADCON0 register must be set to a '1'. Setting the GO/ DONE bit of the ADCON0 register to a '1' will start the Analog-to-Digital conversion.

Note:	The GO/DONE bit should not be set in the									
	same instruction that turns on the ADC.									
	Refer to Section 12.2.6 "A/D Conver-									
	sion Procedure"									

12.2.2 COMPLETION OF A CONVERSION

When the conversion is complete, the ADC module will:

- Clear the GO/DONE bit
- · Set the ADIF flag bit
- Update the ADRESH:ADRESL registers with new conversion result

12.2.3 TERMINATING A CONVERSION

If a conversion must be terminated before completion, the GO/DONE bit can be cleared in software. The ADRESH:ADRESL registers will not be updated with the partially complete Analog-to-Digital conversion sample. Instead, the ADRESH:ADRESL register pair will retain the value of the previous conversion. Additionally, a 2 TAD delay is required before another acquisition can be initiated. Following this delay, an input acquisition is automatically started on the selected channel.

Note:	A device Reset forces all registers to their									
	Reset state. Thus, the ADC module is									
	turned off and any pending conversion is terminated.									

12.2.4 ADC OPERATION DURING SLEEP

The ADC module can operate during Sleep. This requires the ADC clock source to be set to the FRC option. When the FRC clock source is selected, the ADC waits one additional instruction before starting the conversion. This allows the SLEEP instruction to be executed, which can reduce system noise during the conversion. If the ADC interrupt is enabled, the device will wake-up from Sleep when the conversion completes. If the ADC interrupt is disabled, the ADC module is turned off after the conversion completes, although the ADON bit remains set.

When the ADC clock source is something other than FRC, a SLEEP instruction causes the present conversion to be aborted and the ADC module is turned off, although the ADON bit remains set.

12.2.5 SPECIAL EVENT TRIGGER

The CCP Special Event Trigger allows periodic ADC measurements without software intervention. When this trigger occurs, the GO/DONE bit is set by hardware and the Timer1 counter resets to zero.

Using the Special Event Trigger does not assure proper ADC timing. It is the user's responsibility to ensure that the ADC timing requirements are met.

See Section 10.0 "Capture/Compare/PWM Modules" for more information.

12.2.6 A/D CONVERSION PROCEDURE

This is an example procedure for using the ADC to perform an Analog-to-Digital conversion:

- 1. Configure Port:
 - · Disable pin output driver (See TRIS register)
 - · Configure pin as analog
- 2. Configure the ADC module:
 - Select ADC conversion clock
 - · Configure voltage reference
 - Select ADC input channel
 - · Select result format
 - Turn on ADC module
- 3. Configure ADC interrupt (optional):
 - · Clear ADC interrupt flag
 - Enable ADC interrupt
 - · Enable peripheral interrupt
 - Enable global interrupt⁽¹⁾
- 4. Wait the required acquisition time⁽²⁾
- 5. Start conversion by setting the GO/DONE bit
- 6. Wait for ADC conversion to complete by one of the following:
 - Polling the GO/DONE bit
 - Waiting for the ADC interrupt (interrupts enabled)
- 7. Read ADC Result
- 8. Clear the ADC interrupt flag (required if interrupt is enabled)

Note 1: The global interrupt can be disabled if the user is attempting to wake-up from Sleep and resume in-line code execution.

2: See Section 12.4 "A/D Acquisition Requirements".

EXAMPLE 12-1: A/D CONVERSION

```
; This code block configures the ADC
; for polling, Vdd reference, Frc clock
; and RAO input.
;Conversion start & polling for completion
; are included.
;
  BANKSEL TRISA
                      ;
 BSF TRISA,0 ;Set RA0 to input
 BANKSEL ADCON1
 MOVLW B'01110000' ;ADC Frc clock,
 IORWF ADCON1 ; and RAO as analog
 BANKSEL ADCON0
 MOVLW B'10000001' ;Right justify,
 MOVWF ADCONO ;Vdd Vref, ANO, On
CALL SampleTime ;Acquisiton delay
 CALL
          ADCON0,GO ;Start conversion
 BSF
TEST AGAIN
 BTFSC ADCON0,GO ; Is conversion done?
         TEST AGAIN ;No, test again
  GOTO
  BANKSEL ADRESH
                     ;
 MOVF ADRESH,W ;Read upper 2 bits
 MOVWF RESULTHI ;Store in GPR space
                    ;
 BANKSEL ADRESL
 MOVF ADRESL,W ;Read lower 8 bits
MOVWF RESULTLO ;Store in GPR space
```

12.3 ADC Control Registers

REGISTER 12-1: ADCON0: A/D CONTROL REGISTER 0

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
ADFM	VCFG			8<3:0>		GO/DONE	ADON		
bit 7							bit C		
Logondu									
Legend:	1- 1-14		L :4						
R = Readab		W = Writable		U = Unimpler					
-n = Value a	IT POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own		
bit 7	ADFM: A/D 1 = Right ju: 0 = Left just		ult Format Se	lect bit					
bit 6	VCFG: Volta 1 = VREF pir 0 = VDD	age Reference b n	it						
bit 5-2	0000 = Cha 0001 = Cha 0010 = Cha 0011 = Cha	Analog Channel annel 00 (AN0) annel 01 (AN1) annel 02 (AN2) annel 03 (AN3) served. Do not us							
	1110 = Digi	served. Do not us ital-to-Analog Co ed Voltage Refer	nverter (DAC	output)					
bit 1	 GO/DONE: A/D Conversion Status bit 1 = A/D conversion cycle in progress. Setting this bit starts an A/D conversion cycle. This bit is automatically cleared by hardware when the A/D conversion has completed. 0 = A/D conversion completed/not in progress 								
bit 0	ADON: ADO 1 = ADC is	C Enable bit							

REGISTER 12-2: ADCON1: A/D CONTROL REGISTER 1

U-0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	U-0	U-0
—		ADCS<2:0>		—			—
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7	Unimplemented: Read as '0'
bit 6-4	ADCS<2:0>: A/D Conversion Clock Select bits 000 = Fosc/2 001 = Fosc/8
	010 = Fosc/32 011 = FRC (clock supplied from an internal oscillator with a divisor of 16) 100 = Fosc/4 101 = Fosc/16 110 = Fosc/64
bit 3-0	Unimplemented: Read as '0'

REGISTER 12-3: ADRESH: ADC RESULT REGISTER HIGH (ADRESH) ADFM = 0 (READ-ONLY)

				•	•	•	•
R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x
			ADRE	S<9:2>			
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable bit		U = Unimpleme	ented bit, read as	0'	

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 7-0 ADRES<9:2>: ADC Result Register bits Upper eight bits of 10-bit conversion result

REGISTER 12-4: ADRESL: ADC RESULT REGISTER LOW (ADRESL) ADFM = 0 (READ-ONLY)

R-x	R-x	U-0	U-0	U-0	U-0	U-0	U-0
ADRES	S<1:0>	—	—	—	—	_	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as	s 'O'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6 ADRES<1:0>: ADC Result Register bits

Lower two bits of 10-bit conversion result

bit 5-0 Unimplemented: Read as '0'

REGISTER 12-5: ADRESH: ADC RESULT REGISTER HIGH (ADRESH) ADFM = 1 (READ-ONLY)

U-0	U-0	U-0	U-0	U-0	U-0	R-x	R-x
—	—	—	—	—	_	ADRES	6<9:8>
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as	s '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-2 Unimplemented: Read as '0'

bit 1-0 ADRES<9:8>: ADC Result Register bits

Upper two bits of 10-bit conversion result

REGISTER 12-6: ADRESL: ADC RESULT REGISTER LOW (ADRESL) ADFM = 1 (READ-ONLY)

R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x		
	ADRES<7:0>								
bit 7							bit 0		

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as	; '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 ADRES<7:0>: ADC Result Register bits Lower eight bits of 10-bit conversion result

12.4 A/D Acquisition Requirements

For the ADC to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The Analog Input model is shown in Figure 12-4. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD), see Figure 12-4. The maximum recommended impedance for analog sources is 10 k Ω . As the source impedance is decreased, the acquisition time may be decreased.

After the analog input channel is selected (or changed), an A/D acquisition must be done before the conversion can be started. To calculate the minimum acquisition time, Equation 12-1 may be used. This equation assumes that 1/2 LSb error is used (1024 steps for the ADC). The 1/2 LSb error is the maximum error allowed for the ADC to meet its specified resolution.

EQUATION 12-1: ACQUISITION TIME EXAMPLE

Assumptions: Temperature = 50°C and external impedance of 10k
$$\Omega$$
 5.0V VDD

$$TACQ = Amplifier Settling Time + Hold Capacitor Charging Time + Temperature Coefficient
= TAMP + TC + TCOFF
= 2 \mu s + TC + [(Temperature - 25°C)(0.05 \mu s/°C)]
The value for Tc can be approximated with the following equations:
$$V_{APPLIED}\left(1 - \frac{1}{2047}\right) = V_{CHOLD} \qquad :[1] V_{CHOLD} charged to within 1/2 lsb$$

$$V_{APPLIED}\left(1 - e^{\frac{-TC}{RC}}\right) = V_{CHOLD} \qquad :[2] V_{CHOLD} charge response to V_{APPLIED}$$

$$V_{APPLIED}\left(1 - e^{\frac{-TC}{RC}}\right) = V_{APPLIED}\left(1 - \frac{1}{2047}\right) \qquad :combining [1] and [2]$$
Solving for Tc:

$$T_{C} = -CHOLD(RIC + RSS + RS) \ln(1/2047)$$

$$= -10pF(1k\Omega + 7k\Omega + 10k\Omega) \ln(0.0004885)$$

$$= 1.37 \mu s$$
Therefore:


$$T_{ACQ} = 2\mu s + 1.37 \mu s + [(50°C - 25°C)(0.05 \mu s/°C)]$$$$

 $= 4.67 \mu s$


Note 1: The reference voltage (VREF) has no effect on the equation, since it cancels itself out.

- 2: The charge holding capacitor (CHOLD) is not discharged after each conversion.
- **3:** The maximum recommended impedance for analog sources is 10 k Ω . This is required to meet the pin leakage specification.

FIGURE 12-4: ANALOG INPUT MODEL







Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page	
ADCON0	ADFM	VCFG		CHS<3:0> GO/DONE ADON					94	
ADCON1	—		ADCS<2:0>	CS<2:0> — — — —						
ANSELA	_		ANSA5	ANSA5 ANSA4 — ANSA2 ANSA1 ANSA0					41	
ADRESH ⁽²⁾	DRESH ⁽²⁾ A/D Result Register High Byte									
ADRESL ⁽²⁾	A/D Result F	Register Low	Byte						94*	
PORTA	_		RA5	RA4	RA3	RA2	RA1	RA0	40	
INTCON	GIE	PEIE	T0IE	INTE	IOCIE	T0IF	INTF	IOCIF	15	
PIE1	TMR1GIE	ADIE			_	HLTMR1IE	TMR2IE	TMR1IE	16	
PIR1	TMR1GIF	ADIF			_	HLTMR1IF	TMR2IF	TMR1IF	18	
TRISA	_		TRISA5	TRISA4	TRISA3 ⁽¹⁾	TRISA2	TRISA1	TRISA0	40	

TABLE 12-2: SUMMARY OF ASSOCIATED ADC REGISTERS

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used for ADC module. *

Page provides register information.

Note 1: TRISA3 always reads '1'. 2:

Read-only register.

13.0 FIXED VOLTAGE REFERENCE (FVR)

The Fixed Voltage Reference (FVR) is a stable voltage reference, independent of VDD, with 1.2V output level. The output of the FVR can be configured to supply a reference voltage to the following:

- ADC input channel
- Comparator 1 positive input (C1VP)
- Comparator 2 positive input (C2VP)
- REFOUT pin

On the PIC12F752, the FVR is enabled by setting the FVREN bit of the FVRCON register. The FVR is always enabled on the PIC12HV752 device.

13.1 Fixed Voltage Reference Output

The FVR output can be applied to the REFOUT pin by setting the FVRBUFSS and FVRBUFEN bits of the FVRCON register. The FVRBUFSS bit selects either the FVR or DAC output reference to the REFOUT pin buffer. The FVRBUFEN bit enables the output buffer to the REFOUT pin.

Enabling the REFOUT pin automatically overrides any digital input or output functions of the pin. Reading the REFOUT pin when it has been configured for a reference voltage output will always return a '0'.

13.2 FVR Stabilization Period

When the Fixed Voltage Reference module is enabled, it requires time for the reference circuit to stabilize. Once the circuit stabilizes and is ready for use, the FVRRDY bit of the FVRCON register will be set. See Section 20.0 "Electrical Specifications" for the minimum delay requirement.

13.3 Operation During Sleep


When the device wakes up from Sleep through an interrupt or a Watchdog Timer time-out, the contents of the FVRCON register are not affected. To minimize current consumption in Sleep mode, FVR the voltage reference should be disabled.

13.4 Effects of a Reset

A device Reset clears the FVRCON register. As a result:

- · The FVR module is disabled
- The FVR voltage output is disabled on the REFOUT pin





13.5 FVR Control Registers

REGISTER 13-1: FVRCON: FIXED VOLTAGE REFERENCE CONTROL REGISTER

	J-I. IVINO					GISTER	
R/W-0/0	R-q/q	R/W-0/0	R/W-0/0	U-0	U-0	U-0	U-0
FVREN	FVRRDY	FVRBUFEN	FVRBUFSS	_	—	—	_
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplei	mented bit, read	l as '0'	
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value	at POR and BO	R/Value at all o	ther Resets
'1' = Bit is set '0' = Bit is cleared				q = Value de	pends on condit	ion	
bit 7	0 = Fixed Vo	d Voltage Refe Itage Referenc Itage Referenc	e is disabled	bit			
bit 6	0 = Fixed Vo	ked Voltage Ref Itage Referenc Itage Referenc	e output is not	t ready or not e	enabled bit		
bit 5	0 = Output b	Voltage Refere uffer is disabled uffer is enabled	d.	in Buffer Enab	le		
bit 4	FVRBUFSS:	Voltage Refere	ence Pin Buffe	r Source Seled	ct bit		
		(1 0) () - ()			~~		

- 0 = Bandgap (1.2V) is the input to the output voltage buffer
 - 1 = dac_out is the input to the output voltage buffer
- bit 3-0 Unimplemented: Read as '0'

TABLE 13-1: SUMMARY OF REGISTERS ASSOCIATED WITH FIXED VOLTAGE REFERENCE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page
FVRCON	FVREN	FVRRDY	FVRBUFEN	FVRBUFSS		_			101

Legend: Shaded cells are not used with the Fixed Voltage Reference.

14.0 DIGITAL-TO-ANALOG CONVERTER (DAC) MODULE

The 5-bit, dual range Digital-to-Analog Converter (DAC) module supplies a variable voltage reference, with 64 selectable output levels of which three levels are duplicated. The output is ratiometric with respect to the input source, VSRC+. See Figure 14-1 for a block diagram of the DAC module.

The input of the DAC can be connected to two external voltage connections:

- VDD pin
- VREF+ pin

The output of the DAC module provides a reference voltage to the following:

- Comparator positive input
- · ADC input channel
- FVR input reference
- DACOUT pin

The DAC is enabled by setting the DACEN bit of the DACCON0 register.




FIGURE 14-1: DIGITAL-TO-ANALOG CONVERTER BLOCK DIAGRAM

14.1 DAC Positive Voltage Source

The DACPSS bit of the DACCON0 register selects the positive voltage source, VSRC+. The following voltage sources are available:

- VDD pin (default)
- VREF+ pin

DAC module can select the positive voltage source using the DACPSS bit of the DACCON0 register. The default source, DACPSS = 0, connects VDD to the positive voltage source (VSRC+). VSRC+ can be changed to the VREF+ pin by setting DACPSS = 1.

14.2 DAC Range Selection

The DACRNG bit of the DACCON0 register selects between full-range or limited-range DAC output voltage.

Each range selects the output in 32 equal steps.

In Full-Range mode, the output is (31/32)*VSRC+. In Limited-Range mode, the maximum VOUT is limited to 6% of VSRC+, (31/512) * VSRC+.

EQUATION 14-1: DAC OUTPUT VOLTAGE

$$VOUT = \left((VSRC+) \left(\frac{DACR \langle 4:0 \rangle}{2^n} \right) \right)$$

Note: The value of 'n' is determined by the DACRNG bit.

When: DACRNG = 0 (Limited Range mode); n = 9;

DACRNG = 1 (Full Range mode); n = 5.

EXAMPLE 14-1: FULL RANGE MODE

Given: VSRC = VDD = 5V, DACRNG = 1	Vout = [Vsrc+ * (DACR<4:0>/2 ⁵)]						
Minimum Vout Calculation: DACR<4:0> = 0 0000b, (0d);	<pre>Maximum Vout Calculation: DACR<4:0> = 1 1111b, (31d);</pre>	<pre>Step Increment Calculation: DACR<4:0> = 0 0001b, (1d);</pre>					
Vout = [5V * (0/32)] = 0V;	Vout = [5V * (31/32)] = 4.84V;	Vout = [5V * (1/32)] = 156 mV					
Full Range Mode Operation: $0V \le VOUT \le 4.84V$, with 32-step increments of 156 mV.							

EXAMPLE 14-2: LIMITED RANGE MODE

Given: VSRC = VDD = 5V, DACRNG = 0	Vout = [Vsrc+ * (DAG	CR<4:0>/2 ⁹)]						
Minimum Vout Calculation: DACR<4:0> = 0 0000b, (0d);	<pre>Maximum Vout Calculation: DACR<4:0> = 1 1111b, (31d);</pre>	<pre>Step Increment Calculation: DACR<4:0> = 0 0001b, (1d);</pre>						
Vout = [5V * (0/512)] = 0V;	Vout = [5V * (31/512)] = 303 mV;	Vout = [5V * (1/512)] = 9.8 mV						
Limited Range Mode Operation: $0V \le VOUT \le 303 \text{ mV}$, with 32-step increments of 9.8 mV.								

The DAC output value is derived using a resistor ladder with one end of the ladder tied to the positive voltage reference and the other end tied to Vss. If the voltage of the input source fluctuates, a similar fluctuation will result in the DAC output value.


The resistor values within the ladder can be found in **Section 20.0 "Electrical Specifications"**.

14.4 DAC Output Voltage

The DAC output voltage level of the DAC is determined by the DACRNG and the DACR<4:0> bits of the DACCON0 and DACCON1 registers, respectively.

Use Equation 14-1 to determine the value of the DAC output voltage. Example 14-1 illustrates the calculations of the minimum, maximum and increment size of the DAC output voltage in Full Range mode. Example 14-2 illustrates the Limited Range mode of the DAC output voltage values.

FIGURE 14-2: VOLTAGE REFERENCE OUTPUT BUFFER EXAMPLE



14.5 DAC Voltage Reference Output

The DAC output (dac_ref) can be applied to the DACOUT pin as an unbuffered signal by:

- Setting the DACOE bit of the DACCON0 register
- Clearing the FVRBUFSS bit of the FVRCON register
- Clearing the FVRBUFEN bit of the FVRCON register


Figure 14-3 shows a block diagram pin configuration for the dac_ref and fvr_ref signals. This unbuffered DACOUT pin has limited current drive capability. When a higher drive current is required, an external buffer can be used on the DACOUT pin. Figure 14-2 shows an example of buffering technique.

The DAC output can also be configured to use an internal buffer by:

• Setting the FVRBUFEN bit of the FVRCON register changing the pin configuration to be the REFOUT pin

Enabling the DACOUT pin automatically overrides any digital input or output functions of the pin. Reading the DACOUT pin when it has been configured for DAC reference voltage output will always return a '0'.

FIGURE 14-3: DAC/FVR OUTPUT PIN



14.6 Operation During Sleep

When the device wakes up from Sleep through an interrupt or a Watchdog Timer time-out, the contents of the DACCON0 register are not affected. To minimize current consumption in Sleep mode, the voltage reference should be disabled.

14.7 Effects of a Reset

A device Reset clears the DACCON0 and DACCON1 registers. As a result:

- · The DAC module is disabled
- The DAC voltage output is disabled on the DACOUT pin

14.8 DAC Control Registers

R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	R/W-0/0	U-0	U-0		
DACEN	DACRNG	DACOE		_	DACPSS	_			
bit 7							bit (
Legend:									
R = Readable	bit	W = Writable	/ = Writable bit U = Unimplemented bit, read as '0'						
u = Bit is unch	nanged	x = Bit is unkr	nown	-n/n = Value	at POR and BOF	R/Value at all c	ther Resets		
'1' = Bit is set		'0' = Bit is clea	ared						
bit 6				,					
		perating in Full	•						
bit 5	1 = DAC refe	C Voltage Outp erence output is erence output is	enabled to t	he DACOUT p	in ⁽²⁾				
bit 4-3	Unimplemen	ted: Read as '	0'						
bit 2	DACPSS: DA 0 = VDD 1 = VREF+	AC Positive Sou	ırce Select bi	ts					
bit 1-0	Unimplemen	ted: Read as '	0'						
Note 1: Re	fer to Equation	14-1.							
2: The	e DACOUT pin	configuration re	equires additi	onal control bit	s in the FVRCOM	V register (see	Figure 14-3)		

REGISTER 14-2: DACCON1: VOLTAGE REFERENCE CONTROL REGISTER 1

U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
—	—	—			DACR<4:0>		
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at a		R/Value at all o	ther Resets				
'1' = Bit is set		'0' = Bit is clea	ared				

Note 1: Refer to Equation 14-1 to calculate the value of the DAC Voltage Output.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page
DACCON0	DACEN	DACRNG	DACOE	—	—	DACPSS	_	-	105
DACCON1	_	_	—	DACR<4:0>					105
FVRCON	FVREN	FVRRDY	FVRBUFEN	FVRBUFSS	_	—	—	—	101

Legend: — = unimplemented, read as '0'. Shaded cells are unused by the DAC module.

15.0 COMPARATOR MODULE

Comparators are used to interface analog circuits to a digital circuit by comparing two analog voltages and providing a digital indication of their relative magnitudes. Comparators are very useful mixed signal building blocks because they provide analog functionality independent of program execution. The analog comparator module includes the following features:


- · Independent comparator control
- Programmable input selection
- · Comparator output is available internally/externally
- Programmable output polarity
- Interrupt-on-change
- · Wake-up from Sleep
- Programmable Speed/Power optimization
- PWM shutdown
- · Programmable and fixed voltage reference

15.1 Comparator Overview


A single comparator is shown in Figure 15-1 along with the relationship between the analog input levels and the digital output. When the analog voltage at VIN+ is less than the analog voltage at VIN-, the output of the comparator is a digital low level. When the analog voltage at VIN+ is greater than the analog voltage at VIN-, the output of the comparator is a digital high level.

FIGURE 15-1:

SINGLE COMPARATOR







15.2 Comparator Control

Each comparator has two control registers: CMxCON0 and CMxCON1.

The CMxCON0 registers (see Register 15-1) contain Control and Status bits for the following:

- Enable
- Output selection
- Output pin enable
- · Output polarity
- · Speed/Power selection
- Hysteresis enable
- Output synchronization

The CMxCON1 registers (see Register 15-2) contain Control bits for the following:

- Interrupt edge polarity (rising and/or falling)
- · Positive input channel selection
- · Negative input channel selection

15.2.1 COMPARATOR ENABLE

Setting the CxON bit of the CMxCON0 register enables the comparator for operation. Clearing the CxON bit disables the comparator resulting in minimum current consumption.

15.2.2 COMPARATOR OUTPUT SELECTION

The output of the comparator can be monitored by reading either the CxOUT bit of the CMxCON0 register or the MCxOUT bit of the CMOUT register. In order to make the output available for an external connection, the following conditions must be true:

- CxOE bit of the CMxCON0 register must be set
- · Corresponding TRIS bit must be cleared
- CxON bit of the CMxCON0 register must be set

Note 1:	The CxOE bit of the CMxCON0 register
	overrides the PORT data latch. Setting
	the CxON bit of the CMxCON0 register
	has no impact on the port override.

2: The internal output of the comparator is latched with each instruction cycle. Unless otherwise specified, external outputs are not latched.

15.2.3 COMPARATOR OUTPUT POLARITY

Inverting the output of the comparator is functionally equivalent to swapping the comparator inputs. The polarity of the comparator output can be inverted by setting the CxPOL bit of the CMxCON0 register. Clearing the CxPOL bit results in a non-inverted output.

Table 15-1 shows the output state versus input conditions, including polarity control.

TABLE 15-1: COMPARATOR OUTPUT STATE VS. INPUT CONDITIONS

Input Condition	CxPOL	CxOUT
CxVN > CxVP	0	0
CxVN < CxVP	0	1
CxVN > CxVP	1	1
CxVN < CxVP	1	0

15.2.4 COMPARATOR SPEED/POWER SELECTION

The trade-off between speed or power can be optimized during program execution with the CxSP control bit. The default state for this bit is '1' which selects the normal speed mode. Device power consumption can be optimized at the cost of slower comparator propagation delay by clearing the CxSP bit to '0'.

15.3 Comparator Hysteresis

A selectable amount of separation voltage can be added to the input pins of each comparator to provide a hysteresis function to the overall operation. Hysteresis is enabled by setting the CxHYS bit of the CMxCON0 register.

See **Section 20.0 "Electrical Specifications**" for more information.

15.4 Timer1 Gate Operation

The output resulting from a comparator operation can be used as a source for gate control of Timer1. See **Section 7.5 "Timer1 Gate**" for more information. This feature is useful for timing the duration or interval of an analog event.

It is recommended that the comparator output be synchronized to Timer1. This ensures that Timer1 does not increment while a change in the comparator is occurring.

15.4.1 COMPARATOR OUTPUT SYNCHRONIZATION

The output from either comparator, C1 or C2, can be synchronized with Timer1 by setting the CxSYNC bit of the CMxCON0 register.

Once enabled, the comparator output is latched on the falling edge of the Timer1 source clock. If a prescaler is used with Timer1, the comparator output is latched after the prescaling function. To prevent a race condition, the comparator output is latched on the falling edge of the Timer1 clock source and Timer1 increments on the rising edge of its clock source. See the Comparator Block Diagram (Figure 15-2) and the Timer1 Block Diagram (Figure 7-1) for more information.

15.5 Comparator Interrupt

An interrupt can be generated upon a change in the output value of the comparator for each comparator, a rising edge detector and a Falling edge detector are present.

When either edge detector is triggered and its associated enable bit is set (CxINTP and/or CxINTN bits of the CMxCON1 register), the Corresponding Interrupt Flag bit (CxIF bit of the PIR2 register) will be set.

To enable the interrupt, you must set the following bits:

- CxON, CxPOL and CxSP bits of the CMxCON0 register
- CxIE bit of the PIE2 register
- CxINTP bit of the CMxCON1 register (for a rising edge detection)
- CxINTN bit of the CMxCON1 register (for a falling edge detection)
- · PEIE and GIE bits of the INTCON register

The associated interrupt flag bit, CxIF bit of the PIR2 register, must be cleared in software. If another edge is detected while this flag is being cleared, the flag will still be set at the end of the sequence.

Note: Although a comparator is disabled, an interrupt can be generated by changing the output polarity with the CxPOL bit of the CMxCON0 register, or by switching the comparator on or off with the CxON bit of the CMxCON0 register.

15.6 Comparator Positive Input Selection

Configuring the CxPCH<1:0> bits of the CMxCON1 register directs an internal voltage reference or an analog pin to the non-inverting input of the comparator:

- CxIN0+ analog pin
- DAC Reference Voltage (dac_ref)
- FVR Reference Voltage (fvr_ref)
- Vss (Ground)

See Section 13.0 "Fixed Voltage Reference (FVR)" for more information on the Fixed Voltage Reference module.

See Section 14.0 "Digital-to-Analog Converter (DAC) Module" for more information on the DAC input signal.

Any time the comparator is disabled (CxON = 0), all comparator inputs are disabled.

15.7 Comparator Negative Input Selection

The CxNCH0 bit of the CMxCON0 register selects the analog input pin to the comparator inverting input.

Note: To use CxIN0+ and CxIN1x- pins as analog input, the appropriate bits must be set in the ANSEL register and the corresponding TRIS bits must also be set to disable the output drivers.

15.8 Comparator Response Time

The comparator output is indeterminate for a period of time after the change of an input source or the selection of a new reference voltage. This period is referred to as the response time. The response time of the comparator differs from the settling time of the voltage reference. Therefore, both of these times must be considered when determining the total response time to a comparator input change. See the Comparator and Voltage Reference Specifications in Section 20.0 "Electrical Specifications" for more details.


15.9 Interaction with the COG Module

The comparator outputs can be brought to the COG module in order to facilitate auto-shutdown. If auto-restart is also enabled, the comparators can be configured as a closed loop analog feedback to the COG, thereby creating an analog controlled PWM.

15.10 Zero Latency Filter

In high-speed operation, and under proper circuit conditions, it is possible for the comparator output to oscillate. This oscillation can have adverse effects on the hardware and software relying on this signal. Therefore, a digital filter has been added to the comparator output to suppress the comparator output oscillation. Once the comparator output changes, the output is prevented from reversing the change for a nominal time of 20 ns. This allows the comparator output to stabilize without affecting other dependent devices. Refer to Figure 15-3.






15.11 Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 15-4. Since the analog input pins share their connection with a digital input, they have reverse biased ESD protection diodes to VDD and Vss. The analog input, therefore, must be between VSS and VDD. If the input voltage deviates from this range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up may occur.

A maximum source impedance of 10 k Ω is recommended for the analog sources. Also, any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current to minimize inaccuracies introduced.

- Note 1: When reading a PORT register, all pins configured as analog inputs will read as a '0'. Pins configured as digital inputs will convert as an analog input, according to the input specification.
 - 2: Analog levels on any pin defined as a digital input, may cause the input buffer to consume more current than is specified.



15.12 Comparator Control Registers

R/W-0/0	R-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-1/1	R/W-0/0	R/W-0/0
CxON	CxOUT	CxOE	CxPOL	CxZLF	CxSP	CxHYS	CxSYNC
bit 7							bit (
Legend:							
R = Readable		W = Writable			mented bit, read		
u = Bit is unc	-	x = Bit is unk		-n/n = Value	at POR and BC	R/Value at all	other Resets
'1' = Bit is set		'0' = Bit is cle	ared				
bit 7	CxON: Com	parator Enable	bit				
	1 = Compara	ator is enabled					
	0 = Compara	ator is disabled	and consumes	s no active pow	/er		
bit 6		mparator Output					
		(inverted polar	<u>ity):</u>				
	1 = CxVP < 0 = CxVP >	-					
) (non-inverted	<u>oolarity):</u>				
	1 = CxVP >	CxVN					
	0 = CxVP <	CxVN					
bit 5		parator Output					
		is present on th		Requires that th	he associated T	RIS bit be clea	red to actuall
		e pin. Not affect is internal only	ed by CXON.				
bit 4		mparator Outpu	t Polarity Sele	ct bit			
		ator output is in	•				
		ator output is no					
bit 3	CxZLF: Zero	b Latency Filter	Enable bit				
	1 = Zero late	ency filter is ena	bled				
	0 = Zero late	ency filter is disa	abled				
bit 2	CxSP: Com	parator Speed/F	Power Select b	bit			
		ator operates in ator operates in			mode		
bit 1	-	mparator Hyster	•	•			
		ator hysteresis		-			
		ator hysteresis					
bit 0	CxSYNC: C	omparator Outp	ut Synchronou	us Mode bit			
		ator output to				ges on Timer1	clock source
		updated on the					
	0 = Compar	ator output to T	imer1 and I/O	pin is asynchro	onous.		

REGISTER 15-1: CMxCON0: COMPARATOR Cx CONTROL REGISTER 0

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	U-0	R/W-0/0
CxINTP	CxINTN	CxPC	H<1:0>	—			CxNCH0
bit 7	•						bit 0
Legend:							
R = Readable	h:t	W = Writable	h it		nonted hit read	l aa 'O'	
					nented bit, read		
u = Bit is unch	anged	x = Bit is unki		-n/n = Value a	at POR and BO	R/Value at all o	other Resets
'1' = Bit is set		'0' = Bit is cle	ared				
bit 6	bit 7 CxINTP: Comparator Interrupt on Positive Going Edge Enable bit 1 = The CxIF interrupt flag will be set upon a positive going edge of the CxOUT bit 0 = No interrupt flag will be set on a positive Going Edge Enable bits bit 6 CxINTN: Comparator Interrupt on Negative Going Edge Enable bits 1 = The CxIF interrupt flag will be set upon a negative going edge of the CxOUT bit 0 = No interrupt flag will be set upon a negative going edge of the CxOUT bit 0 = No interrupt flag will be set on a negative going edge of the CxOUT bit						
bit 5-4 CxPCH<1:0>: Comparator Positive Input Channel Select bits 00 = CxVP connects to CxIN+ pin 01 = CxVP connects to DAC Voltage Reference (dac_ref) 10 = CxVP connects to FVR Voltage Reference (fvr_ref) 11 = CxVP connects to Vss							
bit 3-1	Unimplemen	ted: Read as '	0'				
bit 0 CxNCH0: Comparator Negative Input Channel Select bits 0 = CxVN connects to CxIN0- pin 1 = CxVN connects to CxIN1- pin							

REGISTER 15-3: CMOUT: COMPARATOR OUTPUT REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	R-0/0	R-0/0
—	_	-	_	_	_	MC2OUT	MC10UT
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-2 Unimplemented: Read as '0'

- bit 1 MC2OUT: Mirror Copy of C2OUT bit
- bit 0 MC10UT: Mirror Copy of C10UT bit

	-			_	-			-	
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CM1CON0	C10N	C10UT	C10E	C1POL	C1ZLF	C1SP	C1HYS	C1SYNC	113
CM1CON1	C1INTP	C1INTN	C1PCI	H<1:0>	—	—	_	C1NCH0	114
CM2CON0	C2ON	C2OUT	C2OE	C2POL	C2ZLF	C2SP	C2HYS	C2SYNC	113
CM2CON1	C2INTP	C2INTN	C2PCI	H<1:0>	—	_	_	C2NCH0	114
CMOUT	—	_	—	—	—	—	MCOUT2	MCOUT1	114
DACCON0	DACEN	DACRNG	DACOE	_	—	DACPSS0	_	—	105
DACCON1	—		_		•	DACR<4:0>			105
FVRCON	FVREN	FVRRDY	FVR- BUFEN	FVR- BUFSS	_	—	—	—	101
INTCON	GIE	PEIE	T0IE	INTE	IOCIE	T0IF	INTF	IOCIF	15
PIE2	—	_	C2IE	C1IE	—	COG1IE	_	CCP1IE	17
PIR2	—		C2IF	C1IF		COG1IF	_	CCP1IF	19
TRISA	_	_	TRISA5	TRISA4	TRISA3 ⁽¹⁾	TRISA2	TRISA1	TRISA0	40
ANSELA	_	_	ANSA5	ANSA4		ANSA2	ANSA1	ANSA0	41

TABLE 15-2: SUMMARY OF REGISTERS ASSOCIATED WITH COMPARATOR MODULE

Legend: — = unimplemented location, read as '0'. Shaded cells are unused by the comparator module.

Note 1: TRISA3 always reads '1'.

16.0 INSTRUCTION SET SUMMARY

The PIC12F752/HV752 instruction set is highly orthogonal and is comprised of three basic categories:

- · Byte-oriented operations
- · Bit-oriented operations
- · Literal and control operations

Each PIC16 instruction is a 14-bit word divided into an **opcode**, which specifies the instruction type and one or more **operands**, which further specify the operation of the instruction. The formats for each of the categories is presented in Figure 16-1, while the various opcode fields are summarized in Table .

Table lists the instructions recognized by the MPASM[™] assembler.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator, which selects the bit affected by the operation, while 'f' represents the address of the file in which the bit is located.

For **literal and control** operations, 'k' represents an 8-bit or 11-bit constant, or literal value.

One instruction cycle consists of four oscillator periods; for an oscillator frequency of 4 MHz, this gives a normal instruction execution time of 1 μ s. All instructions are executed within a single instruction cycle, unless a conditional test is true, or the program counter is changed as a result of an instruction. When this occurs, the execution takes two instruction cycles, with the second cycle executed as a NOP.

All instruction examples use the format '0xhh' to represent a hexadecimal number, where 'h' signifies a hexadecimal digit.

16.1 Read-Modify-Write Operations


Any instruction that specifies a file register as part of the instruction performs a Read-Modify-Write (RMW) operation. The register is read, the data is modified, and the result is stored according to either the instruction or the destination designator 'd'. A read operation is performed on a register even if the instruction writes to that register.

For example, a CLRF PORTA instruction will read PORTA, clear all the data bits, then write the result back to PORTA. This example would have the unintended consequence of clearing the condition that set the IOCIF flag.

TABLE 16-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= 0 or 1). The assembler will generate code with x = 0 . It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; d = 0: store result in W, d = 1: store result in file register f. Default is d = 1.
PC	Program Counter
TO	Time-out bit
С	Carry bit
DC	Digit carry bit
Z	Zero bit
PD	Power-down bit

FIGURE 16-1: GENERAL FORMAT FOR INSTRUCTIONS



Mnem	nonic,	Basadatian	Cycles		14-Bit	Opcode	•	Status	
Operands		Description		MSb			LSb	Affected	Notes
		BYTE-ORIENTED FILE REG	GISTER OPE	RATIC	ONS				
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C, DC, Z	1, 2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	1, 2
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2
CLRW	-	Clear W	1	00	0001	0xxx	XXXX	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	1, 2
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	1, 2
DECFSZ	f, d	Decrement f, Skip if 0	1 (2)	00	1011	dfff	ffff		1, 2, 3
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	1, 2
INCFSZ	f, d	Increment f, Skip if 0	1(2)	00	1111	dfff	ffff		1, 2, 3
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff	ffff	Z	1, 2
MOVF	f, d	Move f	1	00	1000	dfff	ffff	Z	1, 2
MOVWF	f	Move W to f	1	00	0000	lfff	ffff		
NOP	_	No Operation	1	00	0000	0xx0	0000		
RLF	f, d	Rotate Left f through Carry	1	00	1101	dfff	ffff	С	1, 2
RRF	f, d	Rotate Right f through Carry	1	00	1100	dfff	ffff	С	1, 2
SUBWF	f, d	Subtract W from f	1	00	0010	dfff	ffff	C, DC, Z	1, 2
SWAPF	f, d	Swap nibbles in f	1	00	1110	dfff	ffff		1, 2
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	1, 2
		BIT-ORIENTED FILE REG		RATIO	NS				
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		1, 2
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		1, 2
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		3
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		3
		LITERAL AND CONTR	OL OPERAT	IONS					
ADDLW	k	Add literal and W	1	11	111x	kkkk	kkkk	C, DC, Z	
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z	
CALL	k	Call Subroutine	2	10	0kkk	kkkk	kkkk		
CLRWDT	-	Clear Watchdog Timer	1	00	0000	0110	0100	TO, PD	
GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk		
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z	
MOVLW	k	Move literal to W	1	11	00xx	kkkk	kkkk		
RETFIE	-	Return from interrupt	2	00	0000	0000	1001		
RETLW	k	Return with literal in W	2	11	01xx	kkkk	kkkk		
RETURN	-	Return from Subroutine	2	00	0000	0000	1000		
SLEEP	_	Go into Standby mode	1	00	0000	0110	0011	TO, PD	
SUBLW	k	Subtract W from literal	1	11	110x	kkkk	kkkk	C, DC, Z	
XORLW	k	Exclusive OR literal with W	1	11	1010			Z	

TABLE 16-2: PIC12F752/HV752 INSTRUCTION SET

Note 1: When an I/O register is modified as a function of itself (e.g., MOVF PORTA, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 module.

3: If the Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

16.2 Instruction Descriptions

ADDLW	Add literal and W
Syntax:	[<i>label</i>] ADDLW k
Operands:	$0 \leq k \leq 255$
Operation:	$(W) + k \to (W)$
Status Affected:	C, DC, Z
Description:	The contents of the W register are added to the 8-bit literal 'k' and the result is placed in the W register.

ADDWF	Add W and f
Syntax:	[<i>label</i>] ADDWF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(W) + (f) \rightarrow (destination)
Status Affected:	C, DC, Z
Description:	Add the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

BCF	Bit Clear f
Syntax:	[<i>label</i>]BCF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$0 \rightarrow (f \le b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is cleared.

Bit Set f
[<i>label</i>]BSF f,b
$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
1 → (f)
None
Bit 'b' in register 'f' is set.

ANDLW	AND literal with W
Syntax:	[<i>label</i>]ANDLW k
Operands:	$0 \leq k \leq 255$
Operation:	(W) .AND. (k) \rightarrow (W)
Status Affected:	Z
Description:	The contents of W register are AND'ed with the 8-bit literal 'k'. The result is placed in the W register.

Syntax:	[label] BTFSC f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	skip if (f) = 0
Status Affected:	None
Description:	If bit 'b' in register 'f' is '1', the next instruction is executed. If bit 'b' in register 'f' is '0', the next instruction is discarded, and a NOP is executed instead, making this a 2-cycle instruction.

Bit Test f, Skip if Clear

BTFSC

Syntax:	[<i>label</i>]ANDWF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(W) .AND. (f) \rightarrow (destination)
Status Affected:	Z
Description:	AND the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

AND W with f

ANDWF

BTFSS	Bit Test f, Skip if Set
Syntax:	[<i>label</i>]BTFSS f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b < 7 \end{array}$
Operation:	skip if (f) = 1
Status Affected:	None
Description:	If bit 'b' in register 'f' is '0', the next instruction is executed. If bit 'b' is '1', then the next instruction is discarded and a NOP is executed instead, making this a 2-cycle instruction.

CLRWDT	Clear Watchdog Timer
Syntax:	[label] CLRWDT
Operands:	None
Operation:	$\begin{array}{l} \text{00h} \rightarrow \text{WDT} \\ 0 \rightarrow \text{WDT prescaler,} \\ 1 \rightarrow \overline{\text{TO}} \\ 1 \rightarrow \text{PD} \end{array}$
Status Affected:	TO, PD
Description:	CLRWDT instruction resets the Watchdog Timer. It also resets the prescaler of the WDT. Status bits TO and PD are set.

CALL	Call Subroutine
Syntax:	[<i>label</i>] CALL k
Operands:	$0 \leq k \leq 2047$
Operation:	(PC)+ 1→ TOS, k → PC<10:0>, (PCLATH<4:3>) → PC<12:11>
Status Affected:	None
Description:	Call Subroutine. First, return address (PC + 1) is pushed onto the stack. The 11-bit immediate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a 2-cycle instruction.

COMF	Complement f
Syntax:	[<i>label</i>] COMF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	$(\overline{f}) \rightarrow (destination)$
Status Affected:	Z
Description:	The contents of register 'f' are complemented. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f'.

CLRF	Clear f
Syntax:	[label] CLRF f
Operands:	$0 \leq f \leq 127$
Operation:	$\begin{array}{l} 00h \rightarrow (f) \\ 1 \rightarrow Z \end{array}$
Status Affected:	Z
Description:	The contents of register 'f' are cleared and the Z bit is set.

CLRW	Clear W
Syntax:	[label] CLRW
Operands:	None
Operation:	$\begin{array}{l} \text{00h} \rightarrow \text{(W)} \\ 1 \rightarrow \text{Z} \end{array}$
Status Affected:	Z
Description:	W register is cleared. Zero bit (Z) is set.

DECF	Decrement f
Syntax:	[<i>label</i>] DECF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(f) - 1 \rightarrow (destination)
Status Affected:	Z
Description:	Decrement register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

DECFSZ	Decrement f, Skip if 0
Syntax:	[<i>label</i>] DECFSZ f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(f) - 1 \rightarrow (destination); skip if result = 0
Status Affected:	None
Description:	The contents of register 'f' are decremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', then a NOP is executed instead, making it a 2-cycle instruction.

GOTO	Unconditional Branch		
Syntax:	[<i>label</i>] GOTO k		
Operands:	$0 \leq k \leq 2047$		
Operation:	$k \rightarrow PC<10:0>$ PCLATH<4:3> \rightarrow PC<12:11>		
Status Affected:	None		
Description:	GOTO is an unconditional branch. The 11-bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a 2-cycle instruction.		

INCFSZ	Increment f, Skip if 0	
Syntax:	[<i>label</i>] INCFSZ f,d	
Operands:	$0 \le f \le 127$ $d \in [0,1]$	
Operation:	(f) + 1 \rightarrow (destination), skip if result = 0	
Status Affected:	None	
Description:	The contents of register 'f' are incremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', a NOP is executed instead, making it a 2-cycle instruction.	

IORLW	Inclusive OR literal with W		
Syntax:	[<i>label</i>] IORLW k		
Operands:	$0 \leq k \leq 255$		
Operation:	(W) .OR. $k \rightarrow$ (W)		
Status Affected:	Z		
Description:	The contents of the W register are OR'ed with the 8-bit literal 'k'. The result is placed in the W register.		

INCF	Increment f	
Syntax:	[<i>label</i>] INCF f,d	
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$	
Operation:	(f) + 1 \rightarrow (destination)	
Status Affected:	Z	
Description:	The contents of register 'f' are incremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.	

IORWF	Inclusive OR W with f
Syntax:	[<i>label</i>] IORWF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(W) .OR. (f) \rightarrow (destination)
Status Affected:	Z
Description:	Inclusive OR the W register with register 'f'. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.

MOVF	Move f	
Syntax:	[<i>label</i>] MOVF f,d	
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$	
Operation:	$(f) \rightarrow (dest)$	
Status Affected:	Z	
Description:	The contents of register 'f' is moved to a destination dependent upon the status of 'd'. If $d = 0$, destination is W register. If $d = 1$, the destination is file register 'f' itself. $d = 1$ is useful to test a file register since Status flag Z is affected.	
Words:	1	
Cycles:	1	
Example:	MOVF FSR, 0	
	After Instruction W = value in FSR register Z = 1	

MOVWF	Move W to f
Syntax:	[<i>label</i>] MOVWF f
Operands:	$0 \leq f \leq 127$
Operation:	$(W) \rightarrow (f)$
Status Affected:	None
Description:	Move data from W register to register 'f'.
Words:	1
Cycles:	1
Example:	MOVW OPTION F
	Before Instruction OPTION = 0xFF W = 0x4F After Instruction OPTION = 0x4F W = 0x4F

MOVLW	Move literal to W	
Syntax:	[<i>label</i>] MOVLW k	
Operands:	$0 \leq k \leq 255$	
Operation:	$k \rightarrow (W)$	
Status Affected:	None	
Description:	The 8-bit literal 'k' is loaded into W register. The "don't cares" will assemble as '0's.	
Words:	1	
Cycles:	1	
Example:	MOVLW 0x5A	
	After Instruction W = 0x5A	

NOP	No Operation
Syntax:	[label] NOP
Operands:	None
Operation:	No operation
Status Affected:	None
Description:	No operation
Words:	1
Cycles:	1
Example:	NOP

RETFIE	Return from Interrupt	RETLW	Return with literal in W
Syntax:	[label] RETFIE	Syntax:	[<i>label</i>] RETLW k
Operands:	None	Operands:	$0 \le k \le 255$
Operation:	$\begin{array}{l} TOS \to PC, \\ 1 \to GIE \end{array}$	Operation:	$k \rightarrow (W);$ TOS \rightarrow PC
Status Affected:	None	Status Affected:	None
Description:	Return from Interrupt. Stack is POPed and Top-of-Stack (TOS) is loaded in the PC. Interrupts are enabled by setting Global Interrupt Enable bit, GIE	Description:	The W register is loaded with the eight-bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a 2-cycle instruction.
	(INTCON<7>). This is a 2-cycle	Words:	1
\A/arda.	instruction.	Cycles:	2
Words: Cycles: <u>Example:</u>	1 2 RETFIE	Example:	CALL TABLE;W contains ;table offset ;value GOTO DONE
	After Interrupt PC = TOS GIE = 1	TABLE	• • ADDWF PC ;W = offset RETLW k1 ;Begin table RETLW k2 ; • • • RETLW kn ;End of table

Before Instruction W = 0x07After Instruction W = value of k8

RETURN	Return from Subroutine		
Syntax:	[label] RETURN		
Operands:	None		
Operation:	$TOS \rightarrow PC$		
Status Affected:	None		
Description:	Return from subroutine. The stack is POPed and the top of the stack (TOS) is loaded into the program counter. This is a 2-cycle instruc- tion.		

RLF	Rotate Left f the	rough Carry
Syntax:	[label] RLF	f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$	
Operation:	See description	below
Status Affected:	С	
Description:	The contents of register 'f' are rotated one bit to the left through the Carry flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is stored back in register 'f'.	
Words:	1	
Cycles:	1	
Example:	RLF REG1,	0
	Before Instruction	
	REG1	= 1110 0110
	С	= 0
	After Instruction	
	REG1	$= 1110 0110 \\ = 1100 1100$

SLEEP	Enter Sleep mode
Syntax:	[label] SLEEP
Operands:	None
Operation:	$\begin{array}{l} \text{O0h} \rightarrow \text{WDT,} \\ 0 \rightarrow \text{WDT prescaler,} \\ 1 \rightarrow \overline{\text{TO}}, \\ 0 \rightarrow \text{PD} \end{array}$
Status Affected:	TO, PD
Description:	The power-down Status bit, $\overline{\text{PD}}$ is cleared. Time-out Status bit, $\overline{\text{TO}}$ is set. Watchdog Timer and its prescaler are cleared. The processor is put into Sleep mode with the oscillator stopped.

RRF	Rotate Right f through Carry					
Syntax:	[<i>label</i>] RRF f,d					
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$					
Operation:	See description below					
Status Affected:	С					
Description:	The contents of register 'f' are rotated one bit to the right through the Carry flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.					
	C Register f					

SUBLW	Subtract W from literal				
Syntax:	[<i>label</i>] Sl	JBLW k			
Operands:	$0 \leq k \leq 255$				
Operation:	$k - (W) \to (N)$	N)			
Status Affected:	C, DC, Z				
Description:	The W register is subtracted (2's complement method) from the 8-bit literal 'k'. The result is placed in the W register.				
	Result	Condition			
	^	NA7 1			

Result	Condition
C = 0	W > k
C = 1	$W \leq k$
DC = 0	W<3:0> > k<3:0>
DC = 1	$W < 3:0 > \le k < 3:0 >$

SUBWF	Subtract W from f			
Syntax:	[<i>label</i>] SUBWF f,d			
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$			
Operation:	(f) - (W) \rightarrow (destination)			
Status Affected:	C, DC, Z			
Description:	Subtract (2's complement method) W register from register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.			
	C = 0 $W > f$			

C = 0	W > f
C = 1	$W \leq f$
DC = 0	W<3:0> > f<3:0>
DC = 1	$W<3:0> \le f<3:0>$

XORWF	Exclusive OR W with f				
Syntax:	[label] XORWF f,d				
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$				
Operation:	(W) .XOR. (f) \rightarrow (destination)				
Status Affected:	Z				
Description:	Exclusive OR the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.				

SWAPF	Swap Nibbles in f
Syntax:	[<i>label</i>] SWAPF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	$(f<3:0>) \rightarrow (destination<7:4>),$ $(f<7:4>) \rightarrow (destination<3:0>)$
Status Affected:	None
Description:	The upper and lower nibbles of register 'f' are exchanged. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed in register 'f'.

XORLW	Exclusive OR literal with W
Syntax:	[<i>label</i>] XORLW k
Operands:	$0 \leq k \leq 255$
Operation:	(W) .XOR. $k \rightarrow (W)$
Status Affected:	Z
Description:	The contents of the W register are XOR'ed with the 8-bit literal 'k'. The result is placed in the W register.

17.0 SPECIAL FEATURES OF THE CPU

The PIC12F752/HV752 has a host of features intended to maximize system reliability, minimize cost through elimination of external components, provide power-saving features and offer code protection.

These features are:

- Reset:
 - Power-on Reset (POR)
 - Power-up Timer (PWRT)
 - Brown-out Reset (BOR)
- Interrupts
- Watchdog Timer (WDT)
- Oscillator selection
- Sleep
- Code protection
- · ID Locations
- In-Circuit Serial Programming

The Power-up Timer (PWRT), which provides a fixed delay of 64 ms (nominal) on power-up only, is designed to keep the part in Reset while the power supply stabilizes. There is also circuitry to reset the device if a brown-out occurs, which can use the Power-up Timer to provide at least a 64 ms Reset. With these functions-on-chip, most applications need no external Reset circuitry.

The Sleep mode is designed to offer a very low-current Power-Down mode. The user can wake-up from Sleep through:

- External Reset
- Watchdog Timer Wake-up
- An interrupt

Oscillator selection options are available to allow the part to fit the application. The INTOSC options save system cost, while the External Clock (EC) option provides a means for specific frequency and accurate clock sources. Configuration bits are used to select various options (see Register 17-1).

17.1 Configuration Bits

The Configuration bits can be programmed (read as '0') or left unprogrammed (read as '1') to select various device configurations as shown in Register 17-1. These bits are mapped in program memory location 2007h.

Note:	Address 2007h is beyond the user program					
	memory space. It belongs to the special					
	configuration memory space					
	(2000h-3FFFh), which can be accessed					
	only during programming. See					
	"PIC12F752/HV752 Flash Memory					
	Programming Specification" (DS41561)					
	for more information.					

		R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1
		DEBUG	CLKOUTEN	WRT	<1:0>	BORE	N<1:0>
		bit 13					bit
U-1	R/P-1	R/P-1	R/P-1	R/P-1	U-1	U-1	R/P-1
0-1		MCLRE	PWRTE	WDTE	0-1	0-1	FOSC0
bit 7		WICERE	FWRIE	WDTE	_	_	bit
Legend:							
R = Readab	ole bit	P = Program	mable bit	U = Unimplen	nented bit, read	l as '1'	
'0' = Bit is c	leared	'1' = Bit is se	t	-n = Value wh	en blank or afte	er Bulk Erase	
bit 13	1 = Backgrou	bug Mode Enal und debugger is und debugger is	s disabled				
bit 12	1 = Clock ou		able bit led. CLKOUT p abled. CLKOUT				
bit 11-10	11 = Write p 10 = 000h to 01 = 000h to	rotection off FFh write-prot 1FFh write-pro	Memory Self W ected, 100h to 3 otected, 200h to otected, entire p	3FFh may be n 3FFh may be	nodified by PM0 modified by PM		
bit 8-9	11 = BOR er	nabled nabled during o	eset Enable bit		0		
bit 7	Unimplemen	ted: Read as '1	,				
bit 6		memory code	protection is dis protection is ena				
bit 5	1 = MCLR pi	n is MCLR fund	nction Select bit ction and weak i on, MCLR funct	nternal pull-up			
bit 4	PWRTE : Pov 1 = PWRT d 0 = PWRT e		nable bit ⁽¹⁾				
bit 3	WDTE: Wate 1 = WDT en 0 = WDT dis		able bit				
bit 2-1	Unimplemen	ted: Read as '1	3				
bit 0	1 = EC oscil		bits CLKIN on RA5/ unction on RA5/	-			
2 :	Enabling Brown- The Configuratio attempt to manua	n bit is manage ally write this b	ed automatically t location. Howe	by the device ever, the user s	development to should ensure t	hat this locatio	n has been

programmed to a '1' and the device checksum is correct for proper operation of production software.

REGISTER 17-1: CONFIGURATION WORD

DS40001576C-page 126

17.2 Calibration Bits

The 8 MHz internal oscillator is factory calibrated. These calibration values are stored in fuses located in the Calibration Word (2008h). The Calibration Word is not erased when using the specified bulk erase sequence in the *"PIC12F752/HV752 Flash Memory Programming Specification"* (DS41561) and thus, does not require reprogramming.

17.3 Reset

The PIC12F752/HV752 device differentiates between various kinds of Reset:

- a) Power-on Reset (POR)
- b) WDT Reset during normal operation
- c) WDT Reset during Sleep
- d) MCLR Reset during normal operation
- e) MCLR Reset during Sleep
- f) Brown-out Reset (BOR)

Some registers are not affected in any Reset condition; their status is unknown on POR and unchanged in any other Reset. Most other registers are reset to a "Reset state" on:

- · Power-on Reset
- MCLR Reset
- MCLR Reset during Sleep
- WDT Reset
- Brown-out Reset (BOR)

WDT wake-up does not cause register resets in the same manner as a WDT Reset since wake-up is viewed as the resumption of normal operation. \overline{TO} and \overline{PD} bits are set or cleared differently in different Reset situations, as indicated in Table . Software can use these bits to determine the nature of the Reset. See Table 17-4 for a full description of Reset states of all registers.

A simplified block diagram of the On-Chip Reset Circuit is shown in Figure 17-1.

The MCLR Reset path has a noise filter to detect and ignore small pulses. See Section 20.0 "Electrical Specifications" for pulse-width specifications.

FIGURE 17-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT




TABLE 17-1: TIME-OUT IN VARIOUS SITUATIONS

Oscillator Configuration	Power-up		Brown-o	Wake-up from	
Oscillator Configuration	PWRTE = 0	PWRTE = 1	PWRTE = 0	PWRTE = 1	Sleep
EC, INTOSC	TPWRT		TPWRT		_

TABLE 17-2: STATUS/PCON BITS AND THEIR SIGNIFICANCE

POR	BOR	то	PD	Condition	
0	Х	1	1	Power-on Reset	
u	0	1	1	Brown-out Reset	
u	u	0	u	WDT Reset	
u	u	0	0	WDT Wake-up	
u	u	u	u	MCLR Reset during normal operation	
u	u	1	0	MCLR Reset during Sleep	

Legend: u = unchanged, x = unknown

17.3.1 POWER-ON RESET (POR)

The on-chip POR circuit holds the chip in Reset until VDD has reached a high enough level for proper operation. To take advantage of the POR, simply connect the MCLR pin through a resistor to VDD. This will eliminate external RC components usually needed to create Power-on Reset. A maximum rise time for VDD is required. See Section 20.0 "Electrical Specifications" for details. If the BOR is enabled, the maximum rise time specification does not apply. The BOR circuitry will keep the device in Reset until VDD reaches VBOR (see Section 17.3.4 "Brown-out Reset (BOR)").

Note: The POR circuit does not produce an internal Reset when VDD declines. To re-enable the POR, VDD must reach Vss for a minimum of 100 μs.

When the device starts normal operation (exits the Reset condition), device operating parameters (i.e., voltage, frequency, temperature, etc.) must be met to ensure proper operation. If these conditions are not met, the device must be held in Reset until the operating conditions are met.

For additional information, refer to Application Note AN607, *"Power-up Trouble Shooting"* (DS00607).

17.3.2 MCLR


PIC12F752/HV752 has a noise filter in the MCLR Reset path. The filter will detect and ignore small pulses.

It should be noted that a WDT Reset does not drive MCLR pin low.

Voltages applied to the MCLR pin that exceed its specification can result in both MCLR Resets and excessive current beyond the device specification during the ESD event. For this reason, Microchip recommends that the MCLR pin no longer be tied directly to VDD. The use of an RC network, as shown in Figure 17-2, is suggested.

An internal $\overline{\text{MCLR}}$ option is enabled by clearing the MCLRE bit in the Configuration Word register. When MCLRE = 0, the Reset signal to the chip is generated internally. When the MCLRE = 1, the $\overline{\text{MCLR}}$ pin becomes an external Reset input. In this mode, the $\overline{\text{MCLR}}$ pin has a weak pull-up to VDD.

FIGURE 17-2: RECOMMENDED MCLR CIRCUIT



17.3.3 POWER-UP TIMER (PWRT)

The Power-up Timer provides a fixed 64 ms (nominal) time-out on power-up only, from POR or Brown-out Reset. The Power-up Timer operates from an internal RC oscillator. For more information, see Section 4.2.2 "Internal Clock Mode". The chip is kept in Reset as long as PWRT is active. The PWRT delay allows the VDD to rise to an acceptable level. A Configuration bit, PWRTE, can disable (if set) or enable (if cleared or programmed) the Power-up Timer. The Power-up Timer should be enabled when Brown-out Reset is enabled, although it is not required.

The Power-up Timer delay will vary from chip-to-chip due to:

- VDD variation
- Temperature variation
- · Process variation

See DC parameters for details (Section 20.0 "Electrical Specifications").

Note:	Voltage spikes below Vss at the MCLR
	pin, inducing currents greater than 80 mA,
	may cause latch-up. Thus, a series
	resistor of 50-100 Ω should be used when
	applying a "low" level to the MCLR pin,
	rather than pulling this pin directly to Vss.

17.3.4 BROWN-OUT RESET (BOR)

The BOREN<1:0> bits in the Configuration Word register select one of three BOR modes. One mode has been added to allow control of the BOR enable for lower current during Sleep. By selecting BOREN<1:0> = 10, the BOR is automatically disabled in Sleep to conserve power and enabled on wake-up. See Register 17-1 for the Configuration Word definition.

A brown-out occurs when VDD falls below VBOR for greater than parameter TBOR (see Section 20.0 "Electrical Specifications"). The brown-out condition will reset the device. This will occur regardless of VDD slew rate. A Brown-out Reset may not occur if VDD falls below VBOR for less than parameter TBOR.

On any Reset (Power-on, Brown-out Reset, Watchdog timer, etc.), the chip will remain in Reset until VDD rises above VBOR (see Figure 17-3). If enabled, the Power-up Timer will be invoked by the Reset and keep the chip in Reset an additional 64 ms.

Note:	The Power-up Timer is enabled by the
	PWRTE bit in the Configuration Word
	register.

If VDD drops below VBOR while the Power-up Timer is running, the chip will go back into a Brown-out Reset and the Power-up Timer will be re-initialized. Once VDD rises above VBOR, the Power-up Timer will execute a 64 ms Reset.

Table summarizes the registers associated with BOR.




TABLE 17-3: SUMMARY OF REGISTERS ASSOCIATED WITH BROWN-OUT RESET

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
PCON		_	_				POR	BOR	20
STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	13

Legend: u = unchanged, x = unknown, - = unimplemented bit, reads as '0', q = value depends on condition. Shaded cells are not used by BOR.

Note 1: Other (non Power-up) Resets include MCLR Reset and Watchdog Timer Reset during normal operation.

17.3.5 TIME-OUT SEQUENCE

On power-up, the time-out sequence is as follows:

- · PWRT time-out is invoked after POR has expired
- OST is activated after the PWRT time-out has expired

The total time-out will vary based on oscillator configuration and PWRTE bit status. For example, in EC mode with PWRTE bit erased (PWRT disabled), there will be no time-out at all. Figure 17-4, Figure 17-5 and Figure 17-6 depict time-out sequences.

Since the time-outs occur from the POR pulse, if $\overline{\text{MCLR}}$ is kept low long enough, the time-outs will expire. Then, bringing $\overline{\text{MCLR}}$ high will begin execution immediately (see Figure 17-5). This is useful for testing purposes or to synchronize more than one PIC12F752/HV752 device operating in parallel.

Table shows the Reset conditions for some special registers, while Table 17-4 shows the Reset conditions for all the registers.

17.3.6 POWER CONTROL (PCON) REGISTER


The Power Control register PCON (address 8Eh) has two Status bits to indicate what type of Reset occurred last.

Bit 0 is $\overline{\text{BOR}}$ (Brown-out). $\overline{\text{BOR}}$ is unknown on Power-on Reset. It must then be set by the user and checked on subsequent Resets to see if $\overline{\text{BOR}} = 0$, indicating that a Brown-out has occurred. The BOR Status bit is a "don't care" and is not necessarily predictable if the brown-out circuit is disabled (BOREN<1:0> = 00 in the Configuration Word register).

Bit 1 is POR (Power-on Reset). It is a '0' on Power-on Reset and unaffected otherwise. The user must write a '1' to this bit following a Power-on Reset. On a subsequent Reset, if POR is '0', it will indicate that a Power-on Reset has occurred (i.e., VDD may have gone too low).

For more information, see **Section 17.3.4 "Brown-out Reset (BOR)**".

FIGURE 17-4: TIME-OUT SEQUENCE ON POWER-UP (DELAYED MCLR): CASE 1







FIGURE 17-6: TIME-OUT SEQUENCE ON POWER-UP (MCLR WITH VDD)



Register	Address	Power-on Reset	MCLR Reset WDT Reset Brown-out Reset ⁽¹⁾	Wake-up from Sleep through Interrupt Wake-up from Sleep through WDT Time-out
W	—	XXXX XXXX	սսսս սսսս	սսսս սսսս
INDF	00h/80h/ 100h/180h	XXXX XXXX	****	นนนน นนนน
TMR0	01h	XXXX XXXX	սսսս սսսս	սսսս սսսս
PCL	02h/82h/ 102h/182h	0000 0000	0000 0000	PC + 1 ⁽³⁾
STATUS	03h/83h/ 103h/183h	0001 1xxx	000q quuu (4)	uuuq quuu ⁽⁴⁾
FSR	04h/84h/ 104h/184h	XXXX XXXX	นนนน นนนน	սսսս սսսս
PORTA	05h	xx xxxx	uu uuuu	uu uuuu
IOCAF	08h	00 0000	00 0000	uu uuuu
PCLATH	0Ah/8Ah/ 10Ah/18Ah	0 0000	0 0000	u uuuu
INTCON	0Bh/8Bh/ 10Bh/18Bh	0000 0000	0000 0000	uuuu uuuu ⁽²⁾
PIR1	0Ch	000-0	000-0	uuu-u (2)
PIR2	0Dh	00 -0-0	00 -0-0	uu -u-u (2)
TMR1L	0Fh	XXXX XXXX	սսսս սսսս	սսսս սսսս
TMR1H	10h	XXXX XXXX	սսսս սսսս	սսսս սսսս
T1CON	11h	0000 00-0	uuuu uu-u	นนนน นน-น
T1GCON	12h	0000 0x00	0000 0x00	սսսս սսսս
CCPR1L ⁽¹⁾	13h	XXXX XXXX	սսսս սսսս	սսսս սսսս
CCPR1H ⁽¹⁾	14h	XXXX XXXX	սսսս սսսս	սսսս սսսս
CCP1CON ⁽¹⁾	15h	00 0000	00 0000	uu uuuu
ADRESL ⁽¹⁾	1Ch	XXXX XXXX	սսսս սսսս	սսսս սսսս
ADRESH ⁽¹⁾	1Dh	XXXX XXXX	սսսս սսսս	սսսս սսսս
ADCON0 ⁽¹⁾	1Eh	0000 0000	0000 0000	սսսս սսսս
ADCON1 ⁽¹⁾	1Fh	-000	-000	-uuu
OPTION_REG	81h/181h	1111 1111	1111 1111	սսսս սսսս
TRISA	85h	11 1111	11 1111	uu uuuu
IOCAP	88h	00 0000	00 0000	uu uuuu
PIE1	8Ch	00000	00000	uuuuu
PIE2	8Dh	00 -0-0	00 -0-0	uu -u-u
OSCCON	8Fh	01 -00-	uu -uu-	uu -uu-
FVRCON	90h	0000	0000	uuuu
DACCON0	91h	0000	0000	uuuu
DACCON1	92h	0 0000	0 0000	u uuuu
CM2CON0	9Bh	0000 0100	0000 0100	սսսս սսսս
CM2CON1	9Ch	00000	00000	uuuuu

TABLE 17-4: INITIALIZATION CONDITION FOR REGISTE
--

Legend: u = unchanged, x = unknown, - = unimplemented bit, reads as '0', q = value depends on condition.

Note 1: If VDD goes too low, Power-on Reset will be activated and registers will be affected differently.

2: One or more bits in INTCON and/or PIRx will be affected (to cause wake-up).

3: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

4: See Table for Reset value for specific condition.

5: If Reset was due to brown-out, then bit 0 = 0. All other Resets will cause bit 0 = u.

Register	Address	Power-on Reset	MCLR Reset WDT Reset (Continued) Brown-out Reset ⁽¹⁾	Wake-up from Sleep through Interrupt Wake-up from Sleep through WDT Time-out (Continued)
CM1CON0	9Dh	0000 0100	0000 0100	սսսս սսսս
CM1CON1	9Eh	00000	00000	uuuuu
CMOUT	9Fh	00	00	uu
LATA	105h	xx -xxx	uu -uuu	uu -uuu
IOCAN	108h	00 0000	00 0000	uu uuuu
WPUA	10Ch	00 0000	00 0000	uu uuuu
SLRCON0	10Dh	0-0	0-0	u-u
PCON	10Fh	dd		uu
TMR2	110h	0000 0000	0000 0000	սսսս սսսս
PR2	111h	1111 1111	1111 1111	սսսս սսսս
T2CON	112h	-000 0000	-000 0000	-uuu uuuu
HLTMR1	113h	0000 0000	0000 0000	սսսս սսսս
HLTPR1	114h	1111 1111	1111 1111	սսսս սսսս
HLT1CON0	115h	-000 0000	-000 0000	-uuu uuuu
HLT1CON1	116h	0 0000	0 0000	u uuuu
ANSELA	185h	11 -111	11 -111	uu -uuu
APFCON	188h	0 -000	0 -000	u -uuu
OSCTUNE	189h	0 0000	u uuuu	u uuuu
PMCON1	18Ch	000	000	uuu
PMCON2	18Dh			
PMADRL	18Eh	0000 0000	0000 0000	սսսս սսսս
PMADRH	18Fh	00	00	uu
PMDATL	190h	0000 0000	0000 0000	սսսս սսսս
PMDATH	191h	00 0000	00 0000	uu uuuu
COG1PH	192h	xxxx	uuuu	uuuu
COG1BLK	193h	XXXX XXXX	uuuu uuuu	սսսս սսսս
COG1DB	194h	XXXX XXXX	uuuu uuuu	սսսս սսսս
COG1CON0	195h	0000 0000	0000 0000	սսսս սսսս
COG1CON1	196h	00 0000	00 0000	uu uuuu
COG1ASD	197h	0000 0000	0000 0000	սսսս սսսս

TABLE 17-4: INITIALIZATION CONDITION FOR REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, reads as '0', q = value depends on condition.

Note 1: If VDD goes too low, Power-on Reset will be activated and registers will be affected differently.

2: One or more bits in INTCON and/or PIRx will be affected (to cause wake-up).

3: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

4: See Table for Reset value for specific condition.

5: If Reset was due to brown-out, then bit 0 = 0. All other Resets will cause bit 0 = u.

TABLE 17-5: INITIALIZATION CONDITION FOR SPECIAL REGISTERS

Condition	Program Counter	Status Register	PCON Register
Power-on Reset	000h	0001 1xxx	0x
MCLR Reset during normal operation	000h	000u uuuu	uu
MCLR Reset during Sleep	000h	0001 Ouuu	uu
WDT Reset	000h	0000 uuuu	uu
WDT Wake-up	PC + 1	uuu0 Ouuu	uu
Brown-out Reset	000h	0001 luuu	u0
Interrupt Wake-up from Sleep	PC + 1 ⁽¹⁾	uuul Ouuu	uu

Legend: u = unchanged, x = unknown, - = unimplemented bit, reads as '0'.

Note 1: When the wake-up is due to an interrupt and Global Interrupt Enable bit, GIE, is set, the PC is loaded with the interrupt vector (0004h) after execution of PC + 1.

17.4 Interrupts

The PIC12F752/HV752 has multiple sources of interrupt:

- External Interrupt (INT pin)
- Interrupt-On-Change (IOC) Interrupts
- Timer0 Overflow Interrupt
- Timer1 Overflow Interrupt
- Timer2 Match Interrupt
- Hardware Limit Timer (HLT) Interrupt
- Comparator Interrupt (C1/C2)
- ADC Interrupt
- Complementary Output Generator (COG)
- CCP1 Interrupt
- Flash Memory Self Write

The Interrupt Control register (INTCON) and Peripheral Interrupt Request Registers (PIRx) record individual interrupt requests in flag bits. The INTCON register also has individual and global interrupt enable bits.

The Global Interrupt Enable bit, GIE of the INTCON register, enables (if set) all unmasked interrupts, or disables (if cleared) all interrupts. Individual interrupts can be disabled through their corresponding enable bits in the INTCON register and PIEx registers. GIE is cleared on Reset.

When an interrupt is serviced, the following actions occur automatically:

- The GIE is cleared to disable any further interrupt
- The return address is pushed onto the stack
- · The PC is loaded with 0004h

The Return from Interrupt instruction, RETFIE, exits the interrupt routine, as well as sets the GIE bit, which re-enables unmasked interrupts.

The following interrupt flags are contained in the INTCON register:

- INT Pin Interrupt
- · Interrupt-On-Change (IOC) Interrupts
- Timer0 Overflow Interrupt

The peripheral interrupt flags are contained in the PIR1 and PIR2 registers. The corresponding interrupt enable bit is contained in the PIE1 and PIE2 registers.

The following interrupt flags are contained in the PIR1 register:

- A/D Interrupt
- · Comparator Interrupt
- Timer1 Overflow Interrupt
- · Timer2 Match Interrupt
- Enhanced CCP Interrupt

For external interrupt events, such as the INT pin or PORTA change interrupt, the interrupt latency will be three or four instruction cycles. The exact latency depends upon when the interrupt event occurs (see Figure 17-8). The latency is the same for one or two-cycle instructions. Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid multiple interrupt requests.

Note 1: Individual interrupt flag bits are set, regardless of the status of their corresponding mask bit or the GIE bit.

2: When an instruction that clears the GIE bit is executed, any interrupts that were pending for execution in the next cycle are ignored. The interrupts, which were ignored, are still pending to be serviced when the GIE bit is set again.

For additional information on Timer1, Timer2, comparators, ADC, Enhanced CCP modules, refer to the respective peripheral section.

17.4.1 RA2/INT INTERRUPT

The external interrupt on the RA2/INT pin is edge-triggered; either on the rising edge if the INTEDG bit of the OPTION register is set, or the falling edge, if the INTEDG bit is clear. When a valid edge appears on the RA2/INT pin, the INTF bit of the INTCON register is set. This interrupt can be disabled by clearing the INTE control bit of the INTCON register. The INTF bit must be cleared by software in the Interrupt Service Routine before re-enabling this interrupt. The RA2/INT interrupt can wake-up the processor from Sleep, if the INTE bit was set prior to going into Sleep. See Section 17.7 "Power-down Mode (Sleep)" for details on Sleep and Figure 17-10 for timing of wake-up from Sleep through RA2/INT interrupt.

Note:	The ANSEL register must be initialized to									
	configure an analog channel as a digital									
	input. Pins configured as analog inputs									
	will read '0' and cannot generate an									
	interrupt.									

17.4.2 TIMER0 INTERRUPT


An overflow (FFh \rightarrow 00h) in the TMR0 register will set the T0IF bit of the INTCON register. The interrupt can be enabled/disabled by setting/clearing T0IE bit of the INTCON register. See **Section 6.0 "Timer0 Module"** for operation of the Timer0 module.


17.4.3 PORTA INTERRUPT-ON-CHANGE

An input change on PORTA sets the IOCIF bit of the INTCON register. The interrupt can be enabled/ disabled by setting/clearing the IOCIE bit of the INTCON register. Plus, individual pins can be configured through the IOC register.

Note: If a change on the I/O pin should occur when any PORTA operation is being executed, then the IOCIF interrupt flag may not get set.

FIGURE 17-7: INTERRUPT LOGIC





Note 1: INTF flag is sampled here (every Q1).

- 2: Asynchronous interrupt latency = 3-4 TCY. Synchronous latency = 3 TCY, where TCY = instruction cycle time. Latency is the same whether Inst (PC) is a single cycle or a 2-cycle instruction.
- 3: CLKOUT is available only in INTOSC and RC Oscillator modes.
- 4: For minimum width of INT pulse, refer to AC specifications in Section 20.0 "Electrical Specifications".
- 5: INTF is enabled to be set any time during the Q4-Q1 cycles.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INT- CON	GIE	PEIE	TOIE	INTE	IOCIE	T0IF	INTF	IOCIF	15
IOCAF	_	_	IOCAF5	IOCAF4	IOCAF3	IOCAF2	IOCAF1	IOCAF0	45
IOCAN	—	_	IOCAN5	IOCAN4	IOCAN3	IOCAN2	IOCAN1	IOCAN0	45
IOCAP	—	_	IOCAP5	IOCAP4	IOCAP3	IOCAP2	IOCAP1	IOCAP0	45
LATA	—	_	LATA5	LATA4		LATA2	LATA1	LATA0	40
PIE1	TMR1GIE	ADIE	—	—	—	HLT- MR1IE	TMR2IE	TMR1IE	16
PIR1	TMR1GIF	ADIF	—	—	—	HLT- MR1IF	TMR2IF	TMR1IF	18

TABLE 17-6: SUMMARY OF REGISTERS ASSOCIATED WITH INTERRUPTS

Legend: x = unknown, u = unchanged, – = unimplemented read as '0', q = value depends upon condition. Shaded cells are not used by the interrupt module.

17.5 Context Saving during Interrupts

During an interrupt, only the return PC value is saved on the stack. Typically, users may wish to save key registers during an interrupt (e.g., W and STATUS registers). This must be implemented in software.

Temporary holding registers W_TEMP and STATUS_TEMP should be placed in the last 16 bytes of GPR (see Figure 2-2). These 16 locations are common to all banks and do not require banking. This makes context save and restore operations simpler. The code shown in Example 17-1 can be used to:

- Store the W register
- · Store the STATUS register
- Execute the ISR code
- Restore the Status (and Bank Select Bit register)
- Restore the W register.

Note: The PIC12F752/HV752 does not require saving the PCLATH. However, if computed GOTOS are used in both the ISR and the main code, the PCLATH must be saved and restored in the ISR.

EXAMPLE 17-1: SAVING STATUS AND W REGISTERS IN RAM

MOVWF SWAPF	W_TEMP STATUS,W	;Copy W to TEMP register ;Swap status to be saved into W ;Swaps are used because they do not affect the status bits
MOVWF	STATUS_TEMP	;Save status to bank zero STATUS_TEMP register
:(ISR)		;Insert user code here
SWAPF	STATUS_TEMP,W	;Swap STATUS_TEMP register into W ;(sets bank to original state)
MOVWF	STATUS	;Move W into STATUS register
SWAPF	W TEMP,F	;Swap W TEMP
SWAPF	W_TEMP,W	;Swap W_TEMP into W

17.6 Watchdog Timer (WDT)

The Watchdog Timer is a free running timer, using LFINTOSC oscillator as its clock source. The WDT is enabled by setting the WDTE bit of the Configuration Word (default setting). When WDTE is set, the LFINTOSC will always be enabled to provide a clock source to the WDT module.

During normal operation, a WDT time-out generates a device Reset. If the device is in Sleep mode, a WDT time-out causes the device to wake-up and continue with normal operation.

The WDT can be permanently disabled by programming the Configuration bit, WDTE, as clear (Section 17.1 "Configuration Bits").

17.6.1 WDT PERIOD

The WDT has a nominal time-out period of 18 ms (with no prescaler). The time-out periods vary with temperature, VDD and process variations from part to part (see DC specs). If longer time-out periods are desired, a prescaler with a division ratio of up to 1:128 can be assigned to the WDT under software control by writing to the OPTION register. Thus, time-out periods up to 2.3 seconds can be realized.

The CLRWDT and SLEEP instructions clear the WDT and the prescaler, if assigned to the WDT, and prevent it from timing out and generating a device Reset.

The $\overline{\text{TO}}$ bit in the STATUS register will be cleared upon a Watchdog Timer time-out.

17.6.2 WDT PROGRAMMING CONSIDERATIONS

It should also be taken in account that under worstcase conditions (i.e., VDD = Min., Temperature = Max., Max. WDT prescaler) it may take several seconds before a WDT time-out occurs.

FIGURE 17-9: WATCHDOG TIMER WITH SHARED PRESCALE BLOCK DIAGRAM




TABLE 17-7: WDT STATUS

Conditions	WDT
WDTE = 0	
CLRWDT Command	Cleared
Exit Sleep	

TABLE 17-8: SUMMARY OF REGISTERS ASSOCIATED WITH WATCHDOG TIMER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
OPTION_REG	RAPU	INTEDG	TOCS	T0SE	PSA	PS<2:0>		49	

Legend: Shaded cells are not used by the Watchdog Timer.

Note 1: See Register 17-1 for operation of all Configuration Word register bits.

TABLE 17-9: SUMMARY OF CONFIGURATION WORD WITH WATCHDOG TIMER

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
CONFIG	13:8	_	_	DEBUG	CLKOUTEN	WRT<1:0>		BOREN<1:0>		126
CONFIG	7:0		CP	MCLRE	PWRTE	WDTE	_		FOSC0	120

Legend: — = unimplemented location, read as '1'. Shaded cells are not used by Watchdog Timer.

17.7 Power-down Mode (Sleep)

The Power-Down mode is entered by executing a SLEEP instruction.

If the Watchdog Timer is enabled:

- · WDT will be cleared but keeps running
- PD bit in the STATUS register is cleared
- TO bit is set
- · Oscillator driver is turned off
- I/O ports maintain the status they had before SLEEP was executed (driving high, low or high-impedance)

For lowest current consumption in this mode, all I/O pins should be either at VDD or Vss, with no external circuitry drawing current from the I/O pin and the comparators, DAC and FVR should be disabled. I/O pins that are highimpedance inputs should be pulled high or low externally to avoid switching currents caused by floating inputs. The T0CKI input should also be at VDD or Vss for lowest current consumption. The contribution from on-chip pullups on PORTA should be considered.

The $\overline{\text{MCLR}}$ pin must be at a logic high level.

Note: It should be noted that a Reset generated by a WDT time-out does not drive MCLR pin low.

17.7.1 WAKE-UP FROM SLEEP

The device can wake-up from Sleep through one of the following events:

- 1. External Reset input on MCLR pin
- 2. Watchdog Timer wake-up
- 3. Interrupt from INT pin
- 4. Interrupt-On-Change input change
- 5. Peripheral interrupt

The first event will cause a device Reset. The other events are considered a continuation of program execution. The TO and PD bits in the STATUS register can be used to determine the cause of device Reset. The PD bit, which is set on power-up, is cleared when Sleep is invoked. TO bit is cleared if WDT wake-up occurred.

The following peripheral interrupts can wake the device from Sleep:

- 1. Timer1 interrupt. Timer1 must be operating as an asynchronous counter
- 2. CCP Capture mode interrupt
- 3. A/D conversion (when A/D clock source is RC)
- 4. Comparator output changes state
- 5. Interrupt-on-change
- 6. External Interrupt from INT pin

Other peripherals cannot generate interrupts since during Sleep, no on-chip clocks are present.

When the SLEEP instruction is being executed, the next instruction (PC + 1) is prefetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up is regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction, then branches to the interrupt address (0004h). In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

Note:	If the global interrupts are disabled (GIE is						
	cleared) and any interrupt source has both						
	its interrupt enable bit and the						
	corresponding interrupt flag bits set, the						
	device will immediately wake-up from						
	Sleep.						

The WDT is cleared when the device wakes up from Sleep, regardless of the source of wake-up.


17.7.2 WAKE-UP USING INTERRUPTS

When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If the interrupt occurs before the execution of a SLEEP instruction, the SLEEP instruction will complete as a NOP. Therefore, the WDT and WDT prescaler and postscaler (if enabled) will not be cleared, the TO bit will not be set and the PD bit will not be cleared.
- If the interrupt occurs during or after the execution of a SLEEP instruction, the device will Immediately wake-up from Sleep. The SLEEP instruction is executed. Therefore, the WDT and WDT prescaler and postscaler (if enabled) will be cleared, the TO bit will be set and the PD bit will be cleared.

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the PD bit. If the PD bit is set, the SLEEP instruction was executed as a NOP.

To ensure that the WDT is cleared, a CLRWDT instruction should be executed before a SLEEP instruction. See Figure 17-10 for more details.



17.8 Code Protection

If the code protection bit(s) have not been programmed, the on-chip program memory can be read out using $ICSP^{TM}$ for verification purposes.

Note:	The entire Flash program memory will be						
	erased when the code protection is turned						
	off. See the "PIC12F752/HV752 Flash						
	Memory Programming Specification"						
	(DS41561) for more information.						

17.9 ID Locations

Four memory locations (2000h-2003h) are designated as ID locations where the user can store checksum or other code identification numbers. These locations are not accessible during normal execution but are readable and writable during Program/Verify mode. Only the Least Significant seven bits of the ID locations are reported when using MPLAB[®] IDE.

17.10 In-Circuit Serial Programming™

ThePIC12F752/HV752 microcontrollers can be serially programmed while in the end application circuit. This is simply done with five connections for:


- Clock
- Data
- Power
- Ground
- Programming Voltage

This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

The device is placed into a Program/Verify mode by holding the ICSPDAT and ICSPCLK pins low, while raising the MCLR (VPP) pin from VIL to VIHH. See the *"PIC12F752/HV752 Flash Memory Programming Specification"* (DS41561) for more information. ICSPDAT becomes the programming data and ICSPCLK becomes the programming clock. Both ICSPDAT and ICSPCLK are Schmitt Trigger inputs in Program/Verify mode.

A typical In-Circuit Serial Programming connection is shown in Figure 17-11.

FIGURE 17-11: TYPICAL IN-CIRCUIT SERIAL PROGRAMMING™ CONNECTION




Note:	To erase the device, VDD must be above						
	the Bulk Erase VDD minimum given in the						
	"Program	Memory	Specification"				
	(DS41561)						


18.0 SHUNT REGULATOR (PIC12HV752 ONLY)

The PIC12HV752 devices include a permanent internal 5 volt (nominal) shunt regulator in parallel with the VDD pin. This eliminates the need for an external voltage regulator in systems sourced by an unregulated supply. All external devices connected directly to the VDD pin will share the regulated supply voltage and contribute to the total VDD supply current (ILOAD).

18.1 Regulator Operation

A shunt regulator generates a specific supply voltage by creating a voltage drop across a pass resistor RSER. The voltage at the VDD pin of the microcontroller is monitored and compared to an internal voltage reference. The current through the resistor is then adjusted, based on the result of the comparison, to produce a voltage drop equal to the difference between the supply voltage VUNREG and the VDD of the microcontroller. See Figure 18-1 for voltage regulator schematic.





An external current limiting resistor, RSER, located between the unregulated supply, VUNREG, and the VDD pin, drops the difference in voltage between VUNREG and VDD. RSER must be between RMAX and RMIN as defined by Equation 18-1.

EQUATION 18-1: RSER LIMITING RESISTOR

$$RMAX = \frac{(VUMIN - 5V)}{1.05 \bullet (1 MA + ILOAD)}$$

$$R_{MIN} = \frac{(VUMAX - 5V)}{0.95 \bullet (50 \text{ MA})}$$

Where:

- RMAX = maximum value of RSER (ohms)
- RMIN = minimum value of RSER (ohms)
- VUMIN = minimum value of VUNREG
- VUMAX = maximum value of VUNREG
- VDD = regulated voltage (5V nominal)
- ILOAD = maximum expected load current in mA including I/O pin currents and external circuits connected to VDD.
- 1.05 = compensation for +5% tolerance of RSER
- 0.95 = compensation for -5% tolerance of RSER

18.2 Regulator Considerations

The supply voltage VUNREG and load current are not constant. Therefore, the current range of the regulator is limited. Selecting a value for RSER must take these three factors into consideration.

Since the regulator uses the band gap voltage as the regulated voltage reference, this voltage reference is permanently enabled in the PIC12HV752 devices.

The shunt regulator will still consume current when below operating voltage range for the shunt regulator.

18.3 Design Considerations

For more information on using the shunt regulator and managing current load, see Application Note AN1035, *"Designing with HV Microcontrollers"* (DS01035).

19.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers (MCU) and dsPIC[®] digital signal controllers (DSC) are supported with a full range of software and hardware development tools:

- Integrated Development Environment:
- MPLAB[®] X IDE Software
- Compilers/Assemblers/Linkers:
 - MPLAB XC Compiler
 - MPASM[™] Assembler
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB Assembler/Linker/Librarian for Various Device Families
- Simulators:
 - MPLAB X SIM Software Simulator
- · Emulators:
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers/Programmers:
 - MPLAB ICD 3
 - PICkit™ 3
- Device Programmers:
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits and Starter Kits
- Third-party development tools

19.1 MPLAB X Integrated Development Environment Software

The MPLAB X IDE is a single, unified graphical user interface for Microchip and third-party software, and hardware development tool that runs on Windows[®], Linux and Mac OS[®] X. Based on the NetBeans IDE, MPLAB X IDE is an entirely new IDE with a host of free software components and plug-ins for high-performance application development and debugging. Moving between tools and upgrading from software simulators to hardware debugging and programming tools is simple with the seamless user interface.

With complete project management, visual call graphs, a configurable watch window and a feature-rich editor that includes code completion and context menus, MPLAB X IDE is flexible and friendly enough for new users. With the ability to support multiple tools on multiple projects with simultaneous debugging, MPLAB X IDE is also suitable for the needs of experienced users.

Feature-Rich Editor:

- Color syntax highlighting
- Smart code completion makes suggestions and provides hints as you type
- Automatic code formatting based on user-defined rules
- · Live parsing

User-Friendly, Customizable Interface:

- Fully customizable interface: toolbars, toolbar buttons, windows, window placement, etc.
- Call graph window
- Project-Based Workspaces:
- Multiple projects
- Multiple tools
- · Multiple configurations
- · Simultaneous debugging sessions
- File History and Bug Tracking:
- Local file history feature
- · Built-in support for Bugzilla issue tracker

19.2 MPLAB XC Compilers

The MPLAB XC Compilers are complete ANSI C compilers for all of Microchip's 8, 16, and 32-bit MCU and DSC devices. These compilers provide powerful integration capabilities, superior code optimization and ease of use. MPLAB XC Compilers run on Windows, Linux or MAC OS X.

For easy source level debugging, the compilers provide debug information that is optimized to the MPLAB X IDE.

The free MPLAB XC Compiler editions support all devices and commands, with no time or memory restrictions, and offer sufficient code optimization for most applications.

MPLAB XC Compilers include an assembler, linker and utilities. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. MPLAB XC Compiler uses the assembler to produce its object file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command-line interface
- · Rich directive set
- · Flexible macro language
- MPLAB X IDE compatibility

19.3 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code, and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB X IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multipurpose source files
- Directives that allow complete control over the assembly process

19.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

19.5 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC DSC devices. MPLAB XC Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command-line interface
- Rich directive set
- Flexible macro language
- MPLAB X IDE compatibility

19.6 MPLAB X SIM Software Simulator

The MPLAB X SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB X SIM Software Simulator fully supports symbolic debugging using the MPLAB XC Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

19.7 MPLAB REAL ICE In-Circuit Emulator System

The MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs all 8, 16 and 32-bit MCU, and DSC devices with the easy-to-use, powerful graphical user interface of the MPLAB X IDE.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with in-circuit debugger systems (RJ-11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB X IDE. MPLAB REAL ICE offers significant advantages over competitive emulators including full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, logic probes, a ruggedized probe interface and long (up to three meters) interconnection cables.

19.8 MPLAB ICD 3 In-Circuit Debugger System

The MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost-effective, high-speed hardware debugger/programmer for Microchip Flash DSC and MCU devices. It debugs and programs PIC Flash microcontrollers and dsPIC DSCs with the powerful, yet easy-to-use graphical user interface of the MPLAB IDE.

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

19.9 PICkit 3 In-Circuit Debugger/ Programmer

The MPLAB PICkit 3 allows debugging and programming of PIC and dsPIC Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB IDE. The MPLAB PICkit 3 is connected to the design engineer's PC using a full-speed USB interface and can be connected to the target via a Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the Reset line to implement in-circuit debugging and In-Circuit Serial Programming[™] (ICSP[™]).

19.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages, and a modular, detachable socket assembly to support various package types. The ICSP cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices, and incorporates an MMC card for file storage and data applications.

19.11 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

19.12 Third-Party Development Tools

Microchip also offers a great collection of tools from third-party vendors. These tools are carefully selected to offer good value and unique functionality.

- Device Programmers and Gang Programmers from companies, such as SoftLog and CCS
- Software Tools from companies, such as Gimpel and Trace Systems
- Protocol Analyzers from companies, such as Saleae and Total Phase
- Demonstration Boards from companies, such as MikroElektronika, Digilent[®] and Olimex
- Embedded Ethernet Solutions from companies, such as EZ Web Lynx, WIZnet and IPLogika[®]

20.0 ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings^(†)

Ambient to	emperature under bias	40° to +125°C
Storage te	emperature	65°C to +150°C
Voltage or	n pins with respect to Vss	
	on Vdd pin	
	PIC12HV752	-0.3V to +6.5V
	PIC12F752	0.3V to +6.5V
	on MCLR	0.3V to +13.5V
	on all other pins	0.3V to (VDD + 0.3V)
Maximum	current	
	on Vss pin ⁽¹⁾	
	-40°C \leq Ta \leq +85°C	95 mA
	-40°C \leq Ta \leq +125°C	95 mA
	on Vdd pin ⁽¹⁾	
	-40°C \leq Ta \leq +85°C	95 mA
	-40°C \leq Ta \leq +125°C	95 mA
	on RA1, RA4, RA5	25 mA
	on RA0, RA2	50 mA
Clamp cu	rrent, lк (VPiN < 0 or VPiN >VDD)	± 20 mA
Note 1:	Maximum current rating requires even load distribution across I/O pins. Maxim limited by the device package power dissipation characteristics. See Table 20-limitations.	0,1

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure above maximum rating conditions for extended periods may affect device reliability.

20.1 Standard Operating Conditions

The standard operating c	conditions for any device are defined as:	
Operating Voltage:	$VDDMIN \leq VDD \leq VDDMAX$	
Operating Temperature:	$TA_{MIN} \leq TA \leq TA_{MAX}$	
VDD — Operating Suppl	ly Voltage ⁽¹⁾	
PIC12F752		
VDDMIN (I	$Fosc \leq 8 MHz$)	+2.0V
VDDMIN (8	8 MHz < Fosc \leq 10 MHz)	+3.0V
VDDMAX ((10 MHz < Fosc \leq 20 MHz)	+5.5V
PIC12HV752		
VDDMIN (I	$Fosc \leq 8 MHz$)	+2.0V
VDDMIN (8	8 MHz < Fosc \leq 10 MHz)	+3.0V
VDDMAX ((10 MHz < Fosc \leq 20 MHz)	+5.0V
TA — Operating Ambier	nt Temperature Range	
Industrial Tempera	ature	
Та_міл		40°C
TA_MAX		+85°C
Extended Tempera	ature	
Та_міл		40°C
TA_MAX		+125°C
Note 1: See Parameter	er D001, DS Characteristics: Supply Voltage.	
	,	

FIGURE 20-1: PIC12F752 VOLTAGE-FREQUENCY GRAPH, -40°C \leq Ta \leq +125°C





FIGURE 20-2: PIC12HV752 VOLTAGE-FREQUENCY GRAPH, $-40^{\circ}C \le Ta \le +125^{\circ}C$



20.2 DC Characteristics

TABLE 20-1:SUPPLY VOLTAGE

PIC12F	752		Standar	Standard Operating Conditions (unless otherwise stated)						
PIC12H	V752									
Param No.	Sym.	Characteristic	Min.	Typ†	Max.	Units	Conditions			
D001	Vdd	Supply Voltage								
			VDDMIN		VDDMAX					
			2.0	—	5.5	V	Fosc ≤ 8 MHz			
			3.0	—	5.5	V	$Fosc \le 10 MHz$			
			4.5	—	5.5	V	Fosc≤ 20 MHz			
D001			2.0	_	5.0	V	Fosc ≤ 8 MHz ⁽²⁾			
			3.0	—	5.0	V	Fosc ≤ 10 MHz ⁽²⁾			
			4.5	_	5.0	V	Fosc ≤ 20 MHz ⁽²⁾			
D002*	Vdr	RAM Data Retention Volta	ige ⁽¹⁾							
			1.5		_	V	Device in Sleep mode			
D002			1.5	—	_	V	Device in Sleep mode			
D003*	VPOR	VDD Start Voltage to ensur	e internal	Power	on Reset	signal				
			_	1.6	_	V				
D003			—	1.6	—	V				
D004*	SVDD	VDD Rise Rate to ensure V	DD Rise F	Rate inte	ernal Powe	er-on Re	eset signal			
			0.05	—		V/ms	See Table 17-1 for details.			

These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered in Sleep mode without losing RAM data.

 On the PIC12HV752, VDD is regulated by a Shunt Regulator and is dependent on series resistor (connected between the unregulated supply voltage and the VDD pin) to limit the current to 50 mA. See Section 18.0 "Shunt Regulator (PIC12HV752 Only)" for design requirements.

TABLE 20-2:	SUPPLY CURRENT	(IDD) ^(1,2)
-------------	----------------	------------------------

PIC12F7	752		Standa	rd Opera	ating Co	nditions	(unless	otherwise stated)
PIC12H	V752							
Param	Device Characteristics	Min.	Тур†	Max.	Max.	Units	Conditions	
No.	Device Characteristics	IVIIII.	турт	85°C	125°C	Units	VDD	Note
	Supply Current (IDD) ^(1, 2)							
D010		_	13	25	25	μA	2.0	Fosc = 31 kHz
		_	19	29	29	μA	3.0	LFINTOSC mode
			32	51	51	μA	5.0	
D010			160	230	230	μA	2.0	Fosc = 31 kHz
			240	310	310	μA	3.0	LFINTOSC mode
			280	400	400	μA	4.5	
D016			75	280	280	μA	2.0	Fosc = 1 MHz
		_	155	320	320	μA	3.0	EC Oscillator mode
			345	530	530	μA	5.0	
D016		_	215	310	310	μA	2.0	Fosc = 1 MHz
			375	470	470	μA	3.0	EC Oscillator mode
			570	650	650	μA	4.5	
D011		—	130	280	280	μA	2.0	Fosc = 1 MHz
		_	175	320	320	μA	3.0	HFINTOSC mode
			290	535	535	μA	5.0	
D011			195	296	296	μA	2.0	Fosc = 1 MHz
			315	440	440	μA	3.0	HFINTOSC mode
			425	650	650	μA	4.5	
D012		_	185	340	340	μΑ	2.0	Fosc = 4 MHz
		—	325	475	475	μA	3.0	EC Oscillator mode
		_	665	845	845	μΑ	5.0	
D012		_	330	475	475	μΑ	2.0	Fosc = 4 MHz
		_	550	800	800	μΑ	3.0	EC Oscillator mode
		_	850	1200	1200	μA	4.5	

Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance † only and are not tested.

Note 1: The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to Vss; MCLR = VDD; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

PIC12F7	752		Standa	Standard Operating Conditions (unless otherwise stated)					
PIC12H	V752								
Param	Device Characteristics	Min	Trent	Max.	Max.	Units		Conditions	
No.	Device Characteristics	Min.	Тур†	85°C	125°C	Units	Vdd	Note	
	Supply Current (IDD) ^(1, 2)								
D013			245	340	340	μA	2.0	Fosc = 4 MHz	
			360	485	485	μA	3.0	HFINTOSC mode	
			620	845	845	μA	5.0		
D013		—	310	435	435	μA	2.0	Fosc = 4 MHz	
	-		500	700	700	μA	3.0	HFINTOSC mode	
			740	1100	1100	μA	4.5		
D014			395	550	550	μA	2.0	Fosc = 8 MHz	
			620	850	850	μA	3.0	HFINTOSC mode	
		_	1.2	1.6	1.6	mA	5.0		
D014		_	460	650	650	μA	2.0	Fosc = 8 MHz	
		—	750	1100	1100	μA	3.0	HFINTOSC mode	
		_	1.2	1.6	1.6	mA	4.5		
D015		_	1.9	2.6	2.6	mA	4.5	Fosc = 20 MHz	
		—	2.2	3	3	mA	5.0	EC Oscillator mode	
D015		_	2.1	3	3	mA	4.5	Fosc = 20 MHz EC Oscillator mode	

TABLE 20-2: SUPPLY CURRENT (IDD)^(1,2) (CONTINUED)

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to Vss; MCLR = VDD; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

PIC12F	752	Standa Sleep		ating Co	ondition	s (unless	otherw	vise stated)
PIC12H	V752							
Param	Device	Min.	Тур†	Max.	Max.	Units		Conditions
No.	Characteristics		ואני	85°C	125°C	Unito	Vdd	Note
	Power-down Bas	e Curre	ent (IPD) ⁽²	2)				
D020			0.05	1.2	4.5	μA	2.0	WDT, BOR, Comparator, VREF and
			0.15	1.6	5.5	μA	3.0	T1OSC disabled
		_	0.35	2.1	9	μA	5.0	
D020			135	200	200	μA	2.0	
			210	280	280	μA	3.0	
		_	260	350	350	μA	4.5	
	Power-down Bas	e Curre	nt (IPD) ⁽²	2, 3)				
D021			0.5	1.5	5	μA	2.0	WDT Current ⁽¹⁾
		_	2.5	4	8	μA	3.0	
		_	9.5	17	19	μA	5.0	
D021			135	200	200	μA	2.0	
		_	210	285	285	μA	3.0	
			265	360	360	μA	4.5	
D022		_	5	9	15	μA	3.0	BOR Current ⁽¹⁾
		_	6	12	19	μA	5.0	
D022			215	285	285	μA	3.0	
			265	360	360	μA	4.5	
D023			160	235	245	μA	2.0	CxSP = 1, Comparator Current ⁽¹⁾ ,
			180	270	280	μA	3.0	single comparator enabled
			220	350	360	μA	5.0	
D023		_	280	415	415	μA	2.0	
		_	385	540	540	μA	3.0	
		—	455	735	735	μA	4.5	
D024			50	70	75	μA	2.0	CxSP = 0, Comparator Current ⁽¹⁾ ,
		_	55	80	90	μA	3.0	single comparator enabled
		_	70	90	120	μA	5.0	
D024		_	185	205	205	μA	2.0	
		_	265	315	315	μA	3.0	
		_	320	445	445	μA	4.5	

TABLE 20-3: POWER-DOWN CURRENTS (IPD) (1,2)

These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The peripheral △ current can be determined by subtracting the base IPD current from this limit. Max values should be used when calculating total current consumption.

- 2: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to Vss.
- 3: Shunt regulator is always on and always draws operating current.

PIC12F7	752		Standard Operating Conditions (unless otherwise stated) Sleep mode								
PIC12H	V752										
Param	Device	Min	Typ†	Max.	Max.	Units	Conditions				
No.	Characteristics	Min.	85°C 125°C		Units	VDD	Note				
	Power-down Bas	e Curre	nt (IPD) ⁽²	2, 3)							
D025		_	0.2	3.0	6.5	μA	3.0	A/D Current ⁽¹⁾ , no conversion in			
		_	0.36	3.5	10	μA	5.0	progress			
D025		_	210	280	280	μA	3.0				
		_	260	350	350	μA	4.5				
D026		—	20.0	30	30	μA	2.0	DAC Current ⁽¹⁾			
		—	30.0	40	40	μA	3.0				
		—	50.0	70	70	μA	5.0				
D026			160	238	238	μA	2.0				
			250	322	322	μA	3.0				
			310	448	448	μA	4.5				
D027			295.0	436	485	μA	2.0	FVR Current ⁽¹⁾ , FVRBUFEN = 1,			
			300	450	500	μA	3.0	REFOUT buffer enabled			
		—	325	475	515	μA	5.0				
D027		_	395.0	605	605	μA	2.0	_			
		_	470	710	710	μA	3.0				
		—	505	765	765	μA	4.5				
D028		_	5.5	10	16	μA	2.0	T1OSC Current,			
		—	7.0	12	18	μA	3.0	TMR1CS <1:0> = 11			
			8.5	14	22	μA	5.0				
D028		—	140.0	205	205	μA	2.0				
			220.0	290	290	μA	3.0				
		—	270.0	360	360	μA	4.5				

TABLE 20-3: POWER-DOWN CURRENTS (IPD) (CONTINUED)^(1,2)

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The peripheral △ current can be determined by subtracting the base IPD current from this limit. Max values should be used when calculating total current consumption.

2: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to Vss.

3: Shunt regulator is always on and always draws operating current.

TABLE 20-4: I/O PORTS

	DC C	HARACTERISTICS	Standard Oper	Standard Operating Conditions (unless otherwise stated)						
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions			
	VIL	Input Low Voltage								
		I/O PORT:		_						
D030		with TTL buffer	_	—	0.8	V	$4.5V \leq V\text{DD} \leq 5.5V$			
D030A			—	—	0.15 Vdd	V	$2.0V \le V\text{DD} \le 4.5V$			
D031		with Schmitt Trigger buffer	—	—	0.2 VDD	V	$2.0V \leq V\text{DD} \leq 5.5V$			
D032		MCLR	—		0.2 VDD	V	$2.0V \leq V\text{DD} \leq 5.5V$			
	VIH	Input High Voltage								
		I/O PORT:								
D040		with TTL buffer	2.0	_	_	V	$4.5V \leq V\text{DD} \leq 5.5V$			
D040A			0.25 VDD + 0.8	—	—	V	$2.0V \leq V\text{DD} \leq 4.5V$			
D041		with Schmitt Trigger buffer	0.8 VDD	—	—	V	$2.0V \le V\text{DD} \le 5.5V$			
D042		MCLR	0.8 VDD	—	—	V	$2.0V \leq V\text{DD} \leq 5.5V$			
	lı∟	Input Leakage Current ⁽¹⁾								
D060		I/O ports	_	± 0.1	± 1	μA	$\label{eq:VSS} \begin{array}{l} VSS \leq VPIN \leq VDD, \\ Pin \ at \ high-impedance, \ 85^{\circ}C \end{array}$			
D061		RA3/MCLR ⁽²⁾	_	± 0.7	± 5	μA	$\label{eq:VSS} \begin{split} VSS \leq V\text{PIN} \leq V\text{DD},\\ \text{Pin at high-impedance, 85}^\circ\text{C} \end{split}$			
D063			—	± 0.1	± 5	μA	EC Configuration			
	IPUR	Weak Pull-up Current ⁽³⁾								
D070*			50	250	400	μA	VDD = 5.0V, VPIN = VSS			
	Vol	Output Low Voltage								
D080		I/O Ports RA1, RA4 and RA5	—	—	0.6	V	IOL = 7 mA, VDD = 4.5V -40°C ≤ TA ≤ +125°C			
			_	—	0.6	V	IOL = 8.5 mA, VDD = 4.5V -40°C ≤ TA ≤ +85°C			
		I/O Ports RA0 and RA2	—	—	0.6	V	IoL = 14 mA, VDD = 4.5V -40°C ≤ TA ≤ +125°C			
			_	_	0.6	V	IoL = 17 mA, VDD = 4.5V -40°C ≤ TA ≤ +85°C			
	Voн	Output High Voltage		•						
D090		I/O Ports RA1, RA4 and RA5	Vdd-0.7	—	—	V	$\label{eq:IOH} \begin{array}{l} \mbox{IOH} = -2.5 \mbox{ mA}, \mbox{VDD} = 4.5 \mbox{V} \\ \mbox{-40}^\circ \mbox{C} \leq \mbox{Ta} \leq +125^\circ \mbox{C} \end{array}$			
			Vdd-0.7	-	-	V	IOH = -3 mA, VDD = 4.5V -40°C ≤ TA ≤ +85°C			
		I/O Ports RA0 and RA2	Vdd-0.7	-	-	V	IOH = -5 mA, VDD = 4.5V -40°C ≤ TA ≤ +125°C			
			VDD-0.7	-	-	V	IOH = -6 mA, VDD = 4.5V -40°C ≤ TA ≤ +85°C			

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Negative current is defined as current sourced by the pin.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: This specification applies to all weak pull-up pins, including the weak pull-up found on RA3/MCLR. When RA3/MCLR is configured as MCLR Reset pin, the weak pull-up is always enabled.

TABLE 20-4: I/O PORTS (CONTINUED)

DC CHARACTERISTICS			Standard Operating Conditions (unless otherwise stated)								
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions				
		Capacitive Loading Specs on (Capacitive Loading Specs on Output Pins								
D101*	COSC2	OSC2 pin	—	—	15	pF					
D101A*	CIO	All I/O pins	—	_	50	рF					

These parameters are characterized but not tested.

Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are t not tested.

Note 1: Negative current is defined as current sourced by the pin.

The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent 2: normal operating conditions. Higher leakage current may be measured at different input voltages.

3: This specification applies to all weak pull-up pins, including the weak pull-up found on RA3/MCLR. When RA3/MCLR is configured as MCLR Reset pin, the weak pull-up is always enabled.

TABLE 20-5: MEMORY PROGRAMMING SPECIFICATIONS

Standar	Standard Operating Conditions (unless otherwise stated)								
Param. No.	Sym.	Characteristic	Min.	Typ†	Max.	Units	Conditions		
		Program Memory Programming Specifications							
D110	Vінн	Voltage on MCLR/VPP pin	10.0	—	13.0	V	(Note 2)		
D112	VBE	VDD for Bulk Erase	4.5		VDDMAX	V			
D113	VPEW	VDD for Write or Row Erase	4.5		VDDMAX	V			
D114	IPPPGM	Current on MCLR/VPP during Erase/Write	—	300	1000	μA			
		Program Flash Memory							
D121	Eр	Cell Endurance	10K	100K	—	E/W	-40°C ≤ TA ≤ +85°C (Note 1)		
D121A	Eр	Cell Endurance	1K	10K	—	E/W	-40°C ≤ TA ≤ +125°C (Note 1)		
D122	VPRW	VDD for Read/Write	VDDMIN	—	VDDMAX	V			
D123	Tiw	Self-timed Write Cycle Time	—	2	2.5	ms			
D124	TRETD	Characteristic Retention	40		—	Year	Provided no other specifications are violated		

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Self-write and Block Erase.

2: Required only if single-supply programming is disabled.

TABLE 20-6: THERMAL CHARACTERISTICS

Standar	d Operating	Conditions (unless otherwise stated)			
Param No.	Sym.	Characteristic	Тур.	Units	Conditions
TH01	θJA	Thermal Resistance Junction to Ambient	84.6	°C/W	8-pin PDIP package
			149.5	°C/W	8-pin SOIC package
			60	°C/W	8-pin DFN 3x3mm package
TH02	θJC	Thermal Resistance Junction to Case	41.2	°C/W	8-pin PDIP package
			39.9	°C/W	8-pin SOIC package
			9	°C/W	8-pin DFN 3x3mm package
TH03	ТЈМАХ	Maximum Junction Temperature	150	°C	
TH04	PD	Power Dissipation	_	W	PD = PINTERNAL + PI/O
TH05	PINTERNAL	Internal Power Dissipation	_	W	PINTERNAL = IDD x VDD ⁽¹⁾
TH06	Pi/o	I/O Power Dissipation		W	$PI/O = \Sigma (IOL * VOL) + \Sigma (IOH * (VDD - VOH))$
TH07	Pder	Derated Power		W	Pder = PDmax (Tj - Ta)/θja ⁽²⁾

Note 1: IDD is current to run the chip alone without driving any load on the output pins.

2: TA = Ambient temperature; TJ = Junction Temperature


20.3 Timing Parameter Symbology

The timing parameter symbols have been created with one of the following formats:

- 1. TppS2ppS
- 2. TppS

<u>z. 1pp3</u>			
т			
F	Frequency	Т	Time
Lowerc	case letters (pp) and their meanings:		
рр			
сс	CCP1	osc	OSC1
ck	CLKOUT	rd	RD
cs	CS	rw	RD or WR
di	SDI	sc	SCK
do	SDO	SS	SS
dt	Data in	tO	TOCKI
io	I/O Port	t1	T1CKI
mc	MCLR	wr	WR
Upperc	case letters and their meanings:	·	
S			
F	Fall	Р	Period
н	High	R	Rise
1	Invalid (High-Impedance)	V	Valid
L	Low	Z	High-Impedance

FIGURE 20-3: LOAD CONDITIONS



20.4 AC Characteristics: PIC12F752/HV752 (Industrial, Extended)

FIGURE 20-4: CLOCK TIMING




TABLE 20-7: CLOCK OSCILLATOR TIMING REQUIREMENTS

Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
OS01	Fosc	External CLKIN Frequency ⁽¹⁾	DC		20	MHz	EC Oscillator mode
OS02	Tosc	External CLKIN Period ⁽¹⁾	50	_	8	ns	EC Oscillator mode
OS03	Тсү	Instruction Cycle Time ⁽¹⁾	200	Тсү	DC	ns	Tcy = 4/Fosc

Standard Operating Conditions (unless otherwise stated)

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TCY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min" values with an external clock applied to CLKIN pin. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

Standar	d Operat	ing Conditions (unless othe	rwise state	d)				
Param No.	Sym.	Characteristic	Freq. Tolerance	Min.	Тур†	Max.	Units	Conditions
OS06	Twarm	Internal Oscillator Switch when running	—		—	2	Tosc	
OS07	INTosc	Internal Calibrated	±1%	3.96	4.0	4.04	MHz	Vdd = 3.5V, TA = 25°C
		INTOSC Frequency ⁽¹⁾ (4 MHz)	±2%	3.92	4.0	4.08	MHz	$\begin{array}{l} 2.5V \leq V \text{DD} \leq 5.5 \text{V}, \\ 0^{\circ}\text{C} \leq \text{Ta} \leq \text{+85}^{\circ}\text{C} \end{array}$
			±5%	3.80	4.0	4.20	MHz	$2.0V \le VDD \le 5.5V$, -40°C \le TA \le +85°C (Ind.), -40°C \le TA \le +125°C (Ext.)
OS08	HFosc	Internal Calibrated	±1%	7.92	8	8.08	MHz	Vdd = 3.5V, Ta = 25°C
		HFINTOSC Frequency ⁽¹⁾	±2%	7.84	8	8.16	MHz	$\begin{array}{l} 2.5V \leq V \text{DD} \leq 5.5V, \\ 0^\circ C \leq \text{Ta} \leq +85^\circ C \end{array}$
			±5%	7.60	8	8.40	MHz	$2.0V \le VDD \le 5.5V$, -40°C \le TA \le +85°C (Ind.), -40°C \le TA \le +125°C (Ext.)
OS09	LFosc	Internal LFINTOSC Frequency	—	_	31	_	kHz	
OS10*	TIOSC ST	HFINTOSC Wake-up from	—	_	12	24	μs	VDD = $2.0V - 40^{\circ}C \le TA \le +85^{\circ}C$
		Sleep Start-up Time		—	7	14 11	μs	$VDD = 3.0V - 40^{\circ}C \le TA \le +85^{\circ}C$ $VDD = 5.0V - 40^{\circ}C < TA < +85^{\circ}C$
					6	11	μs	$VDD = 5.0V - 40^{\circ}C \le IA \le +85^{\circ}C$

TABLE 20-8: OSCILLATOR PARAMETERS

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: To ensure these oscillator frequency tolerances, VDD and VSS must be capacitively decoupled as close to the device as possible. 0.1 μF and 0.01 μF values in parallel are recommended.

FIGURE 20-5: CLKOUT AND I/O TIMING





TABLE 20-9:	CLKOUT AND I/O TIMING PARAMETERS
-------------	---

Standar	Standard Operating Conditions (unless otherwise stated)									
Param No.	Sym.	Characteristic	Min.	Typ†	Max.	Units	Conditions			
OS13	TCKL2IOV	CLKOUT↓ to Port out valid ⁽¹⁾	—		20	ns				
OS14	TIOV2CKH	Port input valid before CLKOUT ⁽¹⁾	Tosc + 200 ns	_	_	ns				
OS15	TosH2IoV	Fosc↑ (Q1 cycle) to Port out valid	—	50	70*	ns	VDD = 5.0V			
OS16	TosH2ıol	Fosc↑ (Q2 cycle) to Port input invalid (I/O in setup time)	<i>,</i>			ns	VDD = 5.0V			
OS17	TioV2osH	Port input valid to Fosc↑ (Q2 cycle) (I/O in setup time)	20	_	_	ns				
OS18*	TIOR	Port output rise time		40 15	72 32	ns ns	VDD = 2.0V VDD = 5.0V			
OS19*	TIOF	Port output fall time		28 15	55 30	ns ns	VDD = 2.0V VDD = 5.0V			
OS20*	TINP	INT pin input high or low time	25	_	_	ns				
OS21*	TIOC	Interrupt-on-change new input level time	Тсү			ns				

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated.

Note 1: Measurements are taken in RC mode where CLKOUT output is 4 x Tosc.








TABLE 20-10: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER AND BROWN-OUT RESET PARAMETERS

Standar	Standard Operating Conditions (unless otherwise stated)										
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions				
30	TMCL	MCLR Pulse Width (low)	2 5		_	μs μs	V _{DD} = 5V, -40°C to +85°C V _{DD} = 5V, -40°C to +125°C				
31	TWDTLP	Low-Power Watchdog Timer Time-out Period	10 10	20 20	30 35	ms ms	VDD = 5V, -40°C to +85°C VDD = 5V, -40°C to +125°C				
32*	TPWRT	Power-up Timer Period, PWRTE = 0 (No Prescaler)	40	65	140	ms					
33*	Tioz	I/O high-impedance from MCLR Low or Watchdog Timer Reset	—	—	2.0	μs					
34	VBOR	Brown-out Reset Voltage (1)	2	2.15	2.3	V					
35*	VHYST	Brown-out Reset Hysteresis	—	100	—	mV	$-40^{\circ}C \leq TA \leq +85^{\circ}C$				
36*	TBOR	Brown-out Reset DC Minimum Detection Period	100	—	—	μS	$VDD \leq VBOR$				

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: To ensure these voltage tolerances, VDD and VSS must be capacitively decoupled as close to the device as possible. 0.1 μ F and 0.01 μ F values in parallel are recommended.






TABLE 20-11: TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS

Standa	Standard Operating Conditions (unless otherwise stated)									
Param No.	Sym.		Characterist	Characteristic		Тур†	Max.	Units	Conditions	
40*	T⊤0H	T0CKI High	Pulse Width	Ilse Width No Prescaler		—	_	ns		
					10		—	ns		
41*	T⊤0L	T0CKI Low F	Pulse Width	No Prescaler	0.5 Tcy + 20	_	_	ns		
				With Prescaler	10	_		ns		
42*	Тт0Р	T0CKI Perio			Greater of: 20 or <u>Tcy + 40</u> N	—	_	ns	N = prescale value	
45*	T⊤1H	T1CKI High	Synchronous, I	No Prescaler	0.5 Tcy + 20	_	_	ns		
		Time	Synchronous, with Prescaler		15	_	_	ns		
			Asynchronous		30	_		ns		
46*	T⊤1L	T1CKI Low Synchronous, No Pre		No Prescaler	0.5 Tcy + 20	_	_	ns		
		Time	Synchronous,	with Prescaler	15	_	_	ns		
			Asynchronous		30	_		ns		
47*	TT1P	T1CKI Input Period	Synchronous		Greater of: 30 or <u>Tcy + 40</u> N	—	_	ns	N = prescale value	
			Asynchronous		60	—	_	ns		
49*	TCKEZT- MR1	Delay from E Increment	xternal Clock E	dge to Timer	2 Tosc	—	7 Tosc	—	Timers in Sync mode	

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 20-9: PIC12F752/HV752 CAPTURE/COMPARE/PWM TIMINGS (CCP)




TABLE 20-12: CAPTURE/COMPARE/PWM REQUIREMENTS (CCP)

Standar	Standard Operating Conditions (unless otherwise stated)										
Param No.	Sym.	Character	istic	Min.	Тур†	Max.	Units	Conditions			
CC01*	TccL	CCP1 Input Low Time	No Prescaler	0.5Tcy + 20	_	—	ns				
			With Prescaler	20		_	ns				
CC02*	TccH	CCP1 Input High Time	No Prescaler	0.5Tcy + 20		_	ns				
			With Prescaler	20	—	—	ns				
CC03*	TccP	CCP1 Input Period		<u>3Tcy + 40</u> N	—	—	ns	N = prescale value (1, 4 or 16)			

These parameters are characterized but not tested. *

Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance t only and are not tested.

TABLE 20-13: COMPARATOR SPECIFICATIONS⁽¹⁾

		ns (unless otherwise stated) ure: -40°C ≤ Ta ≤ +125°C					
Param No.	Sym.	Characteristics	Min.	Тур†	Max.	Units	Comments
CM01	VIOFF	Input Offset Voltage	—	± 10 ± 10	± 20 ± 20	mV mV	CxSP = 1 CxSP = 0
CM02	VICM	Input Common Mode Voltage	0	_	VDD – 1.5	V	
CM03	CMRR	Common Mode Rejection Ratio	_	50	_	dB	
CM04A*	Trt	Response Time	_	38	45	ns	CxSP = 1
			_	81	100	ns	CxSP = 0
CM05*	TMC20V	Comparator Mode Change to Output Valid	—	—	10	μS	
CM06	CHYSTER	Comparator Hysteresis	_	35	50	mV	

These parameters are characterized but not tested.

Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance t only and are not tested.

Note 1: See Section 21.0 "DC and AC Characteristics Graphs and Charts" for operating characterization.

TABLE 20-14: DIGITAL-TO-ANALOG CONVERTER (DAC) SPECIFICATIONS⁽¹⁾

-	Operating Conditions (unless otherwise stated) Operating Temperature: $-40^{\circ}C \le TA \le +125^{\circ}C$									
Param No.	Sym.	Characteristics	Min.	Тур†	Max.	Units	Comments			
DAC01*	CLSB	Step Size ⁽³⁾	_	Vdd/ 32	_	V				
DAC02*	CACC	Absolute Accuracy	—	_	± 1/2	LSb				
DAC03*	CR	Unit Resistor Value (R)		5K		Ω				
DAC04*	CST	Settling Time ⁽²⁾	_	_	10	μS				

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: See Section 21.0 "DC and AC Characteristics Graphs and Charts" for operating characterization.

- 2: Settling time measured while DACR<4:0> transitions from '0000' to '1111'.
- **3:** Setting DACRNG = 1 for full range mode. See Example 14-2 for limited range calculation.

TABLE 20-15: FIXED VOLTAGE REFERENCE SPECIFICATIONS

Operating Conditions (unless otherwise stated) Operating Temperature: $-40^{\circ}C \le TA \le +125^{\circ}C$								
Param No.	Symbol	Characteristics	Min.	Тур.	Max.	Units	Comments	
VR01	VFVR	FVR Voltage Output	1.116	1.2	1.284	V		
VR02*	TSTABLE	FVR Turn On Time	_	200	_	μS		

* These parameters are characterized but not tested.

TABLE 20-16: SHUNT REGULATOR SPECIFICATIONS (PIC12HV752 only)

Operating Conditions (unless otherwise stated)

Operating	Operating Temperature: $-40^{\circ}C \le TA \le +125^{\circ}C$									
Param No.	Symbol	Characteristics	Min.	Тур.	Max.	Units	Comments			
SR01	VSHUNT	Shunt Voltage	4.75	5	5.5	V				
SR02	ISHUNT	Shunt Current	1	—	50	mA				
SR03*	TSETTLE	Settling Time	-	—	150	ns	To 1% of final value			
SR04	CLOAD	Load Capacitance	0.01	—	10	μF	Bypass capacitor on VDD pin			
SR05	Δ ISNT	Regulator operating current		180		μA	Includes band gap reference current			

These parameters are characterized but not tested.

TABLE 20-17: ANALOG-TO-DIGITAL CONVERTER (ADC) CHARACTERISTICS^(1,2,3)

Operating Conditions (unless otherwise stated)

Operating Temperature: $-40^{\circ}C \le TA \le +125^{\circ}C$									
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions		
AD01	NR	Resolution	—	_	10	bit			
AD02	EIL	Integral Error	—	-	±1	LSb	VREF = 3.0V		
AD03	Edl	Differential Error	—	—	±1	LSb	No missing codes VREF = 3.0V		
AD04	EOFF	Offset Error	—	±1.5	±2.0	LSb	VREF = 3.0V		
AD05	Egn	Gain Error	—	-	±1.0	LSb	VREF = 3.0V		
AD06	VREF	Reference Voltage	2.2 2.5		— Vdd	V	Absolute minimum to ensure 1 LSb accuracy		
AD07	VAIN	Full-Scale Range	Vss	_	VREF	V			
AD08	ZAIN	Recommended Impedance of Analog Voltage Source	—	_	10	kΩ	Can go higher if external 0.01 μF capacitor is present on input pin.		
AD09*	IREF	VREF Input Current	10	_	1000	μA	During VAIN acquisition. Based on differential of VHOLD to VAIN.		
			_		50	μA	During A/D conversion cycle.		

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Total Absolute Error includes integral, differential, offset and gain errors.

2: The ADC conversion result never decreases with an increase in the input voltage and has no missing codes.

3: See Section 21.0 "DC and AC Characteristics Graphs and Charts" for operating characterization.

TABLE 20-18: ADC CONVERSION REQUIREMENTS

Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
AD130 *	TAD	ADC Internal FRC Oscillator Period	3.0	6.0	9.0	μS	At VDD = 2.5V
			1.6	4.0	6.0	μS	At VDD = 5.0V
		ADC Clock Period	1.6	—	9.0	μS	Fosc-based, VREF \geq 3.0V
			3.0	—	9.0	μS	TOSC-based, VREF full range ⁽²⁾
AD131	TCNV	Conversion Time (not including Acquisition Time) ⁽¹⁾	_	11	—	TAD	Set GO/DONE bit to conversion complete
AD132 *	TACQ	Acquisition Time		11.5	-	μS	
AD133 *	Тамр	Amplifier Settling Time	—	_	5	μS	
AD134	Tgo	Q4 to A/D Clock Start	_	Tosc/2	_	—	
	Тнср	Holding Capacitor Disconnect Time	_	1/2 Tad 1/2 Tad + 1 Tcy	_	_	Fosc-based ADCS<2:0> = x11 (ADC FRC mode)


These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The ADRES register may be read on the following TCY cycle. See Section 12.4 "A/D Acquisition Requirements" for minimum conditions.

2: Full range for PIC12HV752 powered by the shunt regulator is the 5V regulated voltage.

FIGURE 20-10: PIC12F752/HV752 A/D CONVERSION TIMING (ADC CLOCK Fosc-BASED)



21.0 DC AND AC CHARACTERISTICS GRAPHS AND CHARTS

The graphs and tables provided in this section are for **design guidance** and are **not tested**.

In some graphs or tables, the data presented are **outside specified operating range** (i.e., outside specified VDD range). This is for **information only** and devices are ensured to operate properly only within the specified range.

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.

"Typical" represents the mean of the distribution at 25°C. "MAXIMUM", "Max.", "MINIMUM" or "Min." represents (mean + 3σ) or (mean - 3σ) respectively, where σ is a standard deviation, over each temperature range.






FIGURE 21-1: IDD, LFINTOSC, Fosc = 31 kHz, PIC12F752 ONLY






































FIGURE 21-10: IDD MAXIMUM, EXTERNAL CLOCK (EC), PIC12HV752 ONLY








FIGURE 21-11: IDD, EXTERNAL CLOCK (EC), Fosc = 20 MHz, PIC12F752 ONLY

























FIGURE 21-17: IPD FIXED VOLTAGE REFERENCE (FVR), PIC12HV752 ONLY


















FIGURE 21-21: IPD, TIMER1 OSCILLATOR, Fosc = 32 kHz, PIC12HV752 ONLY















FIGURE 21-24: IPD, COMPARATOR, LOW-POWER MODE, CxSP = 0, PIC12F752 ONLY









FIGURE 21-26: IPD, COMPARATOR, NORMAL-POWER MODE, CxSP = 1, PIC12F752 ONLY










FIGURE 21-28: IPD, ADC NO CONVERSION IN PROGRESS, PIC12F752 ONLY




















FIGURE 21-32: VOH vs. IOH, RA0/RA2, OVER TEMPERATURE, VDD = 3.0V


















FIGURE 21-36: Vol vs. lol, RA0/RA2, OVER TEMPERATURE, VDD = 3.0V










FIGURE 21-38: SCHMITT TRIGGER INPUT THRESHOLD, VIN vs. VDD, OVER TEMPERATURE












FIGURE 21-41: TYPICAL HFINTOSC, START-UP TIMES vs. VDD, OVER TEMPERATURE




FIGURE 21-43: COMPARATOR RESPONSE TIME OVER TEMPERATURE, NORMAL-POWER MODE, CxSP = 1, RISING EDGE






FIGURE 21-44: COMPARATOR RESPONSE TIME OVER TEMPERATURE, NORMAL-POWER MODE, CxSP = 1, FALLING EDGE




22.0 PACKAGING INFORMATION


22.1 Package Marking Information

8-Lead PDIP (300 mil)



8-Lead SOIC (3.90 mm)










Legend:	XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC [®] designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator () (e3) can be found on the outer packaging for this package.	
	carried over	nt the full Microchip part number cannot be marked on one line, it will be er to the next line, thus limiting the number of available characters fo specific information.	

* Standard PIC device marking consists of Microchip part number, year code, week code, and traceability code. For PIC device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

22.1 Package Marking Information (Continued)

8-Lead DFN (3x3x0.9 mm)






TABLE 22-1:	8-LEAD 3X3 DFN	(MF) TOP MARKIN	G
-------------	----------------	-----------------	---

Part Number	Marking
PIC12F752-E/MF	MFU0
PIC12F752-I/MF	MFV0
PIC12HV752-E/MF	MFW0
PIC12HV752-I/MF	MFX0

Legend	: XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator () can be found on the outer packaging for this package.
Note:	carried over	nt the full Microchip part number cannot be marked on one line, it will be er to the next line, thus limiting the number of available characters for pecific information.


* Standard PIC device marking consists of Microchip part number, year code, week code, and traceability code. For PIC device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

22.2 Package Details

The following sections give the technical details of the packages.

8-Lead Plastic Dual In-Line (P) – 300 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging




	Units		INCHES	
Dimen	sion Limits	MIN	NOM	MAX
Number of Pins	N		8	
Pitch	е		.100 BSC	
Top to Seating Plane	Α	-	-	.210
Molded Package Thickness	A2	.115	.130	.195
Base to Seating Plane	A1	.015	-	_
Shoulder to Shoulder Width	E	.290	.310	.325
Molded Package Width	E1	.240	.250	.280
Overall Length	D	.348	.365	.400
Tip to Seating Plane	L	.115	.130	.150
Lead Thickness	С	.008	.010	.015
Upper Lead Width	b1	.040	.060	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eB	-	_	.430

Notes:

- 1. Pin 1 visual index feature may vary, but must be located with the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-018B




8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]

Microchip Technology Drawing No. C04-057C Sheet 1 of 2

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	N	ILLIMETER	S
Dimension	Limits	MIN	NOM	MAX
Number of Pins	Ν		8	
Pitch	е		1.27 BSC	
Overall Height	Α	-	-	1.75
Molded Package Thickness	A2	1.25	-	-
Standoff §	A1	0.10	-	0.25
Overall Width	E	6.00 BSC		
Molded Package Width	E1	3.90 BSC		
Overall Length	D	4.90 BSC		
Chamfer (Optional)	h	0.25	-	0.50
Foot Length	L	0.40	-	1.27
Footprint	L1	1.04 REF		
Foot Angle	φ	0°	-	8°
Lead Thickness	С	0.17	-	0.25
Lead Width	b	0.31	-	0.51
Mold Draft Angle Top	α	5°	-	15°
Mold Draft Angle Bottom	β	5°	-	15°

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic


- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-057C Sheet 2 of 2

8-Lead Plastic Small Outline (SN) – Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension	Limits	MIN	NOM	MAX
Contact Pitch E		1.27 BSC		
Contact Pad Spacing	С		5.40	
Contact Pad Width (X8)	X1			0.60
Contact Pad Length (X8)				1.55

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2057A

8-Lead Plastic Dual Flat, No Lead Package (MF) - 3x3x0.9mm Body [DFN]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-062C Sheet 1 of 2

8-Lead Plastic Dual Flat, No Lead Package (MF) - 3x3x0.9mm Body [DFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	N	ILLIMETER	S
Dimension	Limits	MIN	NOM	MAX
Number of Pins	N		8	
Pitch	е		0.65 BSC	
Overall Height	Α	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3	0.20 REF		
Overall Length	D		3.00 BSC	
Exposed Pad Width	E2	1.34	-	1.60
Overall Width	E		3.00 BSC	
Exposed Pad Length	D2	1.60	-	2.40
Contact Width	b	0.25	0.30	0.35
Contact Length	L	0.20	0.30	0.55
Contact-to-Exposed Pad	K	0.20	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package may have one or more exposed tie bars at ends.

3. Package is saw singulated

4. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-062C Sheet 2 of 2

8-Lead Plastic Dual Flat, No Lead Package (MF) - 3x3x0.9mm Body [DFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units		MILLIMETERS		
Dimensi	Dimension Limits		NOM	MAX	
Contact Pitch	Contact Pitch E		0.65 BSC		
Optional Center Pad Width	W2			2.40	
Optional Center Pad Length				1.55	
Contact Pad Spacing	C1		3.10		
Contact Pad Width (X8)	X1			0.35	
Contact Pad Length (X8)	Y1			0.65	
Distance Between Pads	G	0.30			

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2062B

APPENDIX A: DATA SHEET REVISION HISTORY

Revision A (April 2011)

Original release.

Revision B (November 2011)

Redefined operation of the COG module; Added slew rate control to the COG module; Added zero latency filter to the comparator; Updated Electrical Specifications.

Revision C (November 2013)

Redefined operation of the COG module; Updated the I/O Ports chapter; Updated the Electrical Specifications chapter; Added graphs to the DC and AC Characteristics Graphs and Charts chapter; Other minor corrections.

APPENDIX B: MIGRATING FROM PIC12HV615

This compares the features of the PIC12HV615 to the PIC12HV752 family of devices.

B.1 PIC12HV615 to PIC12HV752

TABLE B-1: FEATURE COMPARISON

Feature	PIC12HV615	PIC12HV752
Max Operating Speed	20 MHz	20 MHz
Max Program Memory (Words)	1024	1024
Flash Self Read/ Self Write	No	Yes
SRAM (bytes)	64	64
Oscillator modes	8	2
INTOSC Frequencies	4/8 MHz	1/4/8 MHz and 31 kHz
Brown-out Reset (BOR)	Y	Y
Internal Pull-ups	GP0/1/2/3/4/5	RA0/1/2/3/4/5
Interrupt-on-change	GP0/1/2/3/4/5	RA0/1/2/3/4/5
Analog-to-Digital Converter (ADC) Channels	4	4
A/D Resolution	10-bit	10-bit
Timers (8/16-bit)	2/1	3/1
Comparator	1	2 High Speed
ECCP/CCP	1/0	0/1
Complementary Output Generator (COG)	No	Yes
Digital-to-Analog Converter (DAC) 5-bit Dual Range	No	Yes
Fixed Voltage Reference (FVR)	No	Yes
Internal Shunt Regulator	Yes	Yes

Note: This device has been designed to perform to the parameters of its data sheet. It has been tested to an electrical specification designed to determine its conformance with these parameters. Due to process differences in the manufacture of this device, this device may have different performance characteristics than its earlier version. These differences may cause this device to perform differently in your application than the earlier version of this device.

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	Tape and Reel Temperature Package Pattern	Examples: a) PIC12F752T - I/MF 301 Tape and Reel,
Device:	Option Range PIC12F752 PIC12HV752	b) PIC12F752 - E/P Extended temperature DIP package
Tape and Reel Option: Temperature Range:	Blank = Standard packaging (tube or tray) T = Tape and Reel ⁽¹⁾ I = -40°C to +85°C (Industrial) E = -40°C to +125°C (Extended)	 c) PIC12F752 - E/SN Extended temperature, SOIC package d) PIC12HV752 - E/MF Extended temperature, DFN 3x3 package
Package:	P = Plastic DIP (PDIP) SN = 8-lead Small Outline (3.90 mm) (SOIC) MF = 8-lead Plastic Dual Flat, No Lead (3x3) (DFN)	Note 1: Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is
Pattern:	QTP, SQTP, Code or Special Requirements (blank otherwise)	not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option.

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rfPIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MTP, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

Analog-for-the-Digital Age, Application Maestro, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, SQI, Serial Quad I/O, Total Endurance, TSHARC, UniWinDriver, WiperLock, ZENA and Z-Scale are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

GestIC and ULPP are registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2013, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 9781620777299

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110

Canada - Toronto Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hangzhou Tel: 86-571-2819-3187

Fax: 86-571-2819-3189 China - Hong Kong SAR

Tel: 852-2943-5100 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-3019-1500

Japan - Osaka Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

Japan - Tokyo Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Dusseldorf Tel: 49-2129-3766400

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Pforzheim Tel: 49-7231-424750

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Venice Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Poland - Warsaw Tel: 48-22-3325737

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820

10/28/13